NO. 1/1A ESS TECHNICAL AIDS HANDBOOK



HANDBOOK USERS COMMENTS

Your comments and suggestions are welcome. They will help us in our effort to improve the quality and usefulness of our documentation.

How would you rate this handbook for:	good	fair	poor
completeness of information			
accuracy of information			
accessibility of information			
2. Did you find any errors in this handbook?			
3. What suggestions do you have for addition handbooks?		ESS cov	verage in this
What elements of this handbook (charts, di good at helping you with your tasks?	agrams, tat	oles) were	e especially
5. What other sources do you have for the infor does this handbook compare to these sour			
What suggestions do you have for handbo Western Electric products or services?	oks of this	type to c	over other
YOUR NAME			
JOB TITLE			
COMPANY			
ADDRESS		CODE	4.
DATE	_	JODE -	





NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 1999

GREENSBORO, N.

POSTAGE WILL BE PAID BY ADDRESSEE

DOCUMENTATION SERVICES 2400 Reynolda Road Winston-Salem, N. C. 27106



····· Do Not Cut — Fold Here and Tape ·····

TABLE OF CONTENTS

<u>Subject</u>	Section
Central Pulse Distributor (CPD)	1
Combined Miscellaneous Trunk (CMT)	2
Miscellaneous Trunk/Universal Trunk (MT/UT)	3
Master Scanner (MS)	4
Miniaturized Universal Trunk (MUT)	5
Peripheral Unit Controller (PUC)	6
Network (NTWT)	7
Junctor (J)	8
Junctor Grouping (JG)	9
Trunk Panels (TRK PNLS)	10
Trunks and Service (TRK SRV)	11
No. 1 ESS Processor (No. 1 PROC)	12
No. 1A ESS Processor (No. 1A PROC)	13
General (GN)	14

Section 1

CENTRAL PULSE DISTRIBUTOR (CPD) (J1A034B)

CONTENTS

<u>Subject</u>	Page
Octal Order Layout	1
Location and Type of CPs in CPD Frame	2
Location and Type of PUAB CPs in CPD Frame	3
Locating Unipolar and Bipolar CPD Points	4
Unipolar and Bipolar CPD Options	5
CP01/CP01A Failure Message with Data	
Fields Identified	6
CPD Diagnostic Test Evaluation	7
Failure Patterns - Multiple Words	
in Phases 1 or 2	8
Decoder X- and Y-Register Addressing	
or ASWCPD Failures	9
ASWCPD, EXM, MCE, PCA, PCB, or PCC Failure	10
Output Gating - MCE and ASWCPD Failures	11
Z-Register - MCE and PCC Failures	13
CPD Verify Answer VAOO through 15 Failures	14
CPD Verify Answer VA16 through 23 Failures	16
Inhibit and Normal Error Report Failures	16
Failure Pattern Sensitivity	17
PU Address BUS 0 (Test Phase 1) and	
BUS 1 (Test Phase 2)	18
Address BUS Fan-out and Scanner Answer	
Fan-in Test - Even and Odd CPD Frame	19
0 or 1 CPD Enabling Pulse C1A through C6A	
Strobe Operational Test	22
Probable Failure Patterns - Test Phases 1 and 2	23
Failure Pattern Sensitivity	24

Support Documentation

SD-1A109	
CD-1A109	
PK-1A023 CPD Raw Data Document	
TLM-1A109	
ED-1A186-11	
SD-1A119 Communications BUS CKT	
SD-1A129 Miscellaneous CKT	
PK-1A048 Peripheral Unit Bus Raw Data Documen	ıt
TLM-1Al19 Peripheral Unit Bus	
3SP 820-230-150	
TOP 231-051-001	

22 2	19	17	16	14	13	11	10	9 0
GROUP		ROW	COLUMN				HALF	

RELATED INPUT MESSAGES

CPD-DGN- a bb.


REQUESTS DIAGNOSIS ON CENTRAL PULSE DISTRIBUTOR (CPD)

T-CPD- a bb c d e f g.

REQUESTS A PULSE OF A CPD POINT


REFERENCE: IM-6A001-01

1




N

LOCATION AND TYPE OF CIRCUIT PACKS IN CPD FRAME - J1A034




LOCATION AND TYPE OF PUAB CIRCUIT PACKS IN CPD FRAME (NO. 1A ESS)

LOCATING UNIPOLAR CPD POINTS



LOCATING BIPOLAR CPD POINTS




* THE LAST DIGIT OF THE T. S. NUMBER IS THE GROUP (X) NUMBER.


UNIPOLAR AND BIPOLAR CPD OPTIONS

SEVERAL SERVICE INTERRUPTIONS HAVE BEEN CAUSED WHEN CHANGING THE TYPES OF ASSIGNMENTS ON CPD FRAMES. THE ATTACHED SKETCH AND ASSOCIATED NOTES SHOULD HELP CLARIFY ENGINEERING NOTES 57A THRU 57D, MANUFACTURING NOTES 5 & 14, AND TABLE C ON J1AO34B-1.

PARTICULAR ATTENTION SHOULD BE PAID TO NOTE 7 ON THE ATTACHED SKETCH. THE BULK OF THE SERVICE INTERRUPTIONS HAVE BEEN CAUSED BY INSERTING PACKS (BIPOLAR-UNIPOLAR) IN PACK POSITIONS 2-32 OF THE EVEN OR ODD CPD WHICH ARE NOT COMPATIBLE WITH THE WIRING (HG-HP) ON THE ASSOCIATED MOUNTING PLATE.



- 1. C CONNECTED BY SHOP
- 2. * NOT CONNECTED BY SHOP
- BIPOLAR MULTIPLE FURNISHED PER L-D (J1A034B-1)
- 3. HG THRU HP WRG (LOCAL CABLES) FURNISHED SEPARATELY ON OLDER FRS PER L-A.
- 4. CKT PACK POSITIONS 34-48 CAN ONLY BE BIPOLAR (L-2).
- A GIVEN MTG PLATE MUST BE ALL UNIPOLAR IN CKT PACK POSITIONS 2-32 OR ALL BIPOLAR IN CKT PACK POSITIONS 18-32 (2-16 VACANT).
- HG-HP WRG (LOCAL CABLES) SHOULD NOT BE REMOVED. THEY SHOULD ONLY BE CONNECTED (BIPOLAR) OR DISCONNECTED (UNIPOLAR) IN THE ODD CPD.
- 7. HG-HP WRG SHOULD BE CONNECTED OR DISCONNECTED BEFORE ASSIGNMENTS ARE WIRED AND WITH NO CKT PACKS INSERTED ON THE ASSOCIATED MTG PLATE (CKT PACK POSITIONS 2-32 MUST BE VACANT), DO NOT REMOVE PACKS FROM POS 34-48.



Failing circuit pack(s), CPs, relate to raw data as follows:

- Last failing words
- Common circuit function
- Error pattern may have numerous failures in previous words

FAILURE PATTERN SENSITIVITY

• FAILURE/CHARACTERISTICS	POSSIBLE CAUSE OF FAILURE
Multiple test phases failed: Phase 1 and 2 - STF	CPD circuits failure: • Decoder X and Y address • Parity detection for group (X), row (X) and column (Z) enable address • Output gate matrix current excessive • Z-register parity checks • Control and decoder gates or timing
Single test phase • Phase 1 - STF (bus 0) • Phase 2 - STF (bus 1)	Cable driver/receiver or gate in CC to CPD bus system failed: • Enable address • Verify answer • CPD execute • CPD execute reply • CPD diagnostic echo

FAILURE PATTERNS - MULTIPLE WORDS IN PHASES 1 OR 2

PHASE 1	CIRCUIT PACK L	OCATION (TYPE)	FIRST ON OPERATION	PHASE 1	CIRCUIT PACK L	OCATION (TYPE)	FUNCTION OR OPERATION		
OR 2-WORD	BUS 0	BUS 1 FUNCTION OR OPERATION				OR 2-WORD	BUS 0	BUS 1	PONCITON OR OPERATION
1-8	28-29(A18) 28-30(A18) 26-32(A21)	28-18(A18) by CPD control and maintenance inputs		11-18	26-32(A21) 26-30(A299)	26-32(A21) 26-30(A299)	0 & 1 Matrix current and ASWCPD checks from CPD control		
	26-30(A299) 26-48(A18)	26-30(A299) 26-48(A18)	and outputs; enable address EAO-7 to X-register or enable address EA8-15 to	19 & 20	28-31(A21) 28-32(A18)	28-19(A21) 28-32(A18)	0 & 1 Matrix current and Z-register parity checks from CPD control		
			Y-register	21-25	26-01(A299)	26-26(A299)	0 & 1 Verify answer checks from encoder		
9 & 10	28-31(A18) 28-32(A18) 26-32(A21) 26-30(A299) 26-48(A18)	28-19(A18) 28-20(A18) 26-32(A21) 26-30(A299) 26-48(A18)	0 & 1 ASWCPD, parity checks — PCA, PCB or PCC from CPD control		26-09(A21) 26-04(A299) 26-05(A21) 26-07(A299) 26-03(A21)	28-28(A21) 26-27(A299) 28-26(A21) 26-28(A299) 28-24(A21)	checks from encoder		

							DECODE	K A-	AND	T-REGIS	DIEK AL	DRESSI	NG U	K A	2MC	ו טיו	-ATUKI	:5							
WORD	BIT		LOCATION		GR	OUP	ROW	WORD	BIT	СР	LOCATION	4	GRO	OUP	R	OW	WORD	BIT	CP	LOCATION)	GRO	OUP	R	OW
	*	A40	A41	A40	X	EA	Y EA	*	*	A40	A41	A40	X	EA	Υ	EA		*	A40	A41	A40	Х	EA	Y	EA
	8	I	17-18	1	0	0	0 8	ļ	8	17-02	17-18	17-24	0	0	3	11		8	17-02	17-20	17-24	0	0	6	14
	9	I	17-18		1	1	0 8		9	17-04	17-18	17-24	1	1	3	11		9	17-04	17-20	17-24	1	1	6	14
	10		17-18		2	2	0 8		10	17-06	17-18	17-24	2	2	3	11		10	17-06	17-20	17-24	2	2	6	14
١, ١	11		17-18		3	3	0 8	1 , 1	11	17-08	17-18	17-24	3	3	3	11	l _	11	17-08	17-20	17-24	3	3	6	14
1	12	17-10	17-18	17-26	4	4	0 8	4	12	17-10	17-18	17-26	4	4	3	11	7	12	17-10	17-20	17-26	4	4	6	14
li	13	17-12	17-18	17-26	5	5	0 8		13	17-12	17-18	17-26	5	5	3	11			17-12			5	5	6	14
	14	17-14	17-18	17-26	6	6	0 8		14			17-26		6	3	11			17-14			6	6	6	14
[15	17-16	17-18	17-26	7	7	0 8		15			17-26		7	3	11			17-16			7	7	6	14
	8	17 02	17-18	17 24	_	_	1 0							-											
	0		17-18		0	0	1 9		8			17-24		0	4	12	1	8		17-20		0	0	7	15
	10				1	J T	1 9		9			17-24	1	1	4	12			17-04			1	1	7	15
	10		17-18		2	2	1 9		10			17-24	2	2	4	12			17-06			2	2	7	15
2	11		17-18		3	3	1 9	5	11			17-24	3	3	4	12	8		17-08			3	3	7	15
	12		17-18		4	4	1 9	ľ	12			17-26	4	4	4	12	٥		17-10			4	4	7	15
	13		17-18		5	5	1 9		13			17-26		5	4	12		13	17-12	17-20	17-26	5	5	7	15
	14		17-18		6	6	1 9		14			17-26	6	6	4	12		14	17-14	17-20	17-26	6	6	7	15
	15	17-16	17-18	17-26	7	7	1 9		15	17-16	17-20	17-26	7	7	4	12		15	17-16	17-20	17-26	7	7	7	15
	8	17-02	17-18	17-24	0	0	2 10		- 8	17-02	17-20	17-24	0	0	5	13									
	9	17-04	17-18	17-24	1	1	2 10	li	9			17-24	ĭ	1	5	13									
	10		17-18		2	2	2 10		10			17-24	2	2	5	13									
3	11		17-18		3	3	2 10	I I	11			17-24	3	วั	5	13									- 1
3			17-18		4	4	2 10	6	12			17-26	4	4	5	13									1
	13		17-18		5	5	2 10		13			17-26	ž	5	5	13									-
			17-18		6	6	2 10		14			17-26	6	6	5	13									
			17-18		7	7	2 10		15	17-14			7	7	5	13									
<u> </u>				2									′		J	10									

* Failures in multiple words and bits indicate faulty 17-22(A41) or 17-27(A1) CP

ASWCPD, EXM, MCE, PCA, PCB OR PCC FAILURES

WORD & BIT	CP LOCATION (TYPE)	FUNCTION
9 or 10, Bit 16	17-31(A43), 17-28(A6), 19-45(A107), 19-44(A1035), and 19-42(A6)	ASWCPD - All seems well CPD
9 or 10, Bit 17	19-44(A43), 19-49(A156), 19-42(A6), and 17-28(A6)	MCE — Matrix current excessive
9 or 10, Bit 18	19-35(A6), 19-36(A6), 19-38(A4), 19-39(A5), 17-24(A40), 17-26(A40), and 17-27(A1)	PCA — Parity check X-register
9 or 10, Bit 19	19-35(A6), 19-36(A6), 19-38(A4), 19-39(A5), 17-18(A40), 17-20(A40), and 17-27'A1)	PCB - Parity check Y-register
9 or 10, Bit 20	19-48(A156), 19-44(A1036), 19-36(A6), 19-38(A4), 19-39(A5), 26-24(A40), 26-22(A40), 26-20(A40), 26-18(A40), and 17-44(A40)	PCC - Parity check Z-register
9 or 10, Bit 21	19-46(A107), 19-44(A1036), 19-41(A6), and 19-38(A4)	EXM - Execute pulse complemented

TABLE D - OUTPUT GATING - MCE AND ASWCPD FAILURES

		IABLE D - COIFOI GAILING									MIND	ASINGLE	IALLONES							
wenn		СР	LOCATION	GRO	QUC	R)WC	FA	ILURE	WORD	BIT	СР	LOCATION	GRO	QU K	R	WC	FA	ILURE	
WORD	BIT	A39	A47	Х	EA	Y	EA	MCE	ASWCPD	HORD	Dil	A39	A47	X	EA	Υ	EΑ	MCE	ASWCPD	
11	0	15-34	15-02,15-18	0	0	0	8		х	13	0	15-38	15-06, 15-22	0	0	2	10		х	
	1	15-34	15-02,15-18	0	0	0	8	x			1	15-38	15-06,15-22	0	0	2	10	х		
	2	13-34	13-02,13-18	1	1	0	8		х		2	13-38	13-06,13-22	1	1	2	10		x	
	3	13-34	13-02,13-18	1	1	0	8	x			3	13-38	13-06,13-22	1	1	2	10	х		
	4	11-34	11-02,11-18	2	2	0	8		х		4	11-38	11-06,11-22	2	2	2 2 2 2	10		X	
	5	11-34	11-02,11-18	2	2	0	8	х			5	11-38	11-06,11-22	2	2	2	10	х		
	6	09-34	09-02,09-18	3	3	0	8		х		6	09-38	09-06,09-22	3	3	2	10		X	
	7	09-34	09-02,09-18	3	3	0	8	х			7	09-38	09-06,09-22	3	3	2	10	х		
	8	07-34	07-02,07-18	4	4	0	8		Х		8	07-38	07-06,07-22	4	4	2	10		X	
	9	07-34	07-02,07-18	4	4	0	8	х			9	07-38	07-06,07-22	4	4	2	10	х		
	10	05-34	05-02,05-18	5	5	0	8		х		10	05-38	05-06,05-22	5	5	2	10		X	
	11	05-34	05-02,05-18	5	5	0	8	х			11	05-38	05-06,05-22	5	5	2	10	х		
	12	03-34	03-02,03-18	6	6	0	8	l '	X		12	03-38	03-06,03-22	6	6	2	10		х	
	13	03-34	03-02,03-18	6	6	0	8	х	1		13	03-38	03-06,03-22	6	6	2	10	Х		
	14	01-34	01-02,01-18	7	7	0	8	l	х		14	01-38	01-06,01-22	7	7	2	10		X	
	15	01-34	01-02,01-18	7	7	0	8	Х			15	01-38	01-06,01-22	7	7	2	10	Х		
12	0	15-36	15-04,15-20	0	0	1	9		х	14	0	15-40	15-08,15-24	0	0	3	11		x	
	1	15-36	15-04,15-20	0	0	1	9	х			1	15-40	15-08,15-24	0	0	3	11	Х		
	2	13-36	13-04,13-20	1	1	1	9		X		2	13-40	13-08,13-24	1	1	3	11		Х	
	3	13-36	13-04,13-20	1	1	1	9	X			3	13-40	13-08,13-24	1	1	3	11	х		
	4	11-36	11-04,11-20	2	2	1	9		x		4	11-40	11-08,11-24	2	2	3	11		Х	
	5	11-36	11-04,11-20	2	2	1	9	x			5	11-40	11-08,11-24	2	2	3	11	х		
	6	09-36	09-04,09-20	3	3	1	9		х		6	09-40	09-08,09-24	3	3	3	11		Х	
	7	09-36	09-04,09-20	3	3	1	9				7	09-40	09-08,09-24	3	3	3	11	х		
	8	07-36	07-04,07-20	4	4	1	9		X		8	07-40	07-08,07-24	4	4	3	11	l	X	
	9	07-36	07-04,07-20	4	4	1	9	х			9	07-40	07-08,07-24	4	4	3	11	X		
	10	05-36	05-04,05-20	5	5	1	9		х		10	05-40	05-08,05-24	5	5	3	11		х	
	11	05-36	05-04,05-20	5	5	1	9	х			11	05-40	05-08,05-24	5	5	3	11	Х		
	12	03-36	03-04,03-20	6	6	1	9		х		12	03-40	03-08,03-24	6	6	3	11		Х	
	13	03-36	03-04,03-20	6	6	1	9	Х			13	03-40	03-08,03-24	6	6	3	11	Х		
	14	01-36	01-04,01-20	7	7	1	9		х		14	01-40	01-08,01-24	7	7	3	11		Х	
	15	01-36	01-04,01-20	7	7	1	9	х			15	01-40	01-08,01-24	7	7	3	11	х		

TABLE D - OUTPUT GATING - MCE AND ASWCPD FAILURES (Contd)

													ALLONES (COIITU)			· · · · · · · · · · · · · · · · · · ·			T		
WORD	BIT	СР	LOCATION	GRO	OUP	R	OW	FA	ILURE	WORD	ВІТ	СР	LOCATION	GRO	QUC	R	OW	FA	ILURE		
HOKD	B11	A39	A47	Х	EA	Υ	EA	MCE	ASWCPD	HORD	D21	A39	A47	х	EA	Υ	EA	MCE	ASWCPD		
15	0	15-42	15-10,15-26	0	0	4	12		х	17	0	15-46	15-14,15-30	0	0	6	14		X		
	1	15-42	15-10,15-26	0	0	4	12	х			1	15-46	15-14,15-30	0	0	6	14	х			
	2	13-42	13-10,13-26	1	1	4	12		x		2	13-46	13-14,13-30	1	1	6	14		x		
	3	13-42	13-10,13-26	1	1	4	12	X			3	13-46	13-14,13-30	1	1	6	14	x			
	4	11-42	11-10,11-26	2	2	4	12		х		4	11-46	11-14,11-30	2	2	6	14		х		
	5	11-42	11-10,11-26	2	2	4	12	х			5	11-46	11-14,11-30	2	2	6	14	х			
i	6	09-42	09-10,09-26	3	3	4	12		х		6	09-46	09-14,09-30	3	3	6	14		X		
	7	09-42	09-10,09-26	3	3	4	12	х			7	09-46	09-14,09-30	3	3	6	14	х			
	8	07-42	07-10,07-26	4	4	4	12		х		8	07-46	07-14,07-30	4	4	6	14		Х		
i	9	07-42	07-10,07-26	4	4	4	12	х			9	07-46	07-14,07-30	4	4	6	14	х			
	10	05-42	05-10,05-26	5	5	4	12		х		10	05-46	05-14,05-30	5	5	6	14		X		
	11	05-42	05-10,05-26	5	5	4	12	Х			11	05-46	05-14,05-30	5	5	6	14	х			
	12	03-42	03-10,03-26	6	6	4	12		x		12	03-46	03-14,03-30	6	6	6	14		X		
	13	03-42	03-10,03-26	6	6	4	12	X			13	03-46	03-14,03-30	6	6	6	14	x			
	14	01-42	01-10,01-26	7	7	4	12		Х		14	01-46	01-14,01-30	7	7	6	14		X		
	15	01-42	01-10,01-26	7	7	4	12	X			15	01-46	01-14,01-30	7	7	6	14	х			
16	0	15-44	15-12,15-28	0	0	5	13		х	18	0	15-48	15-16,15-32	0	0	7	15		X		
	1	15-44	15-12,15-28	0	0	5	13	х			1	15-48	15-16,15-32	0	0	7	15	х			
	2	13-44	13-12,13-28	1	1	5	13		х		2	13-48	13-16,13-32	1	1	7	15		х		
	3	13-44	13-12,13-28	1	1	5	13	х			3	13-48	13-16,13-32	1	ī	7	15	x			
	4	11-44	11-12,11-28	2	2	5	13		х		4	11-48	11-16,11-32	2	2	7	15		x		
- 1	5	11-44	11-12,11-28	2	2	5	13	х			5	11-48	11-16,11-32	2	2	7	15	х			
[6	09-44	09-12,09-28	3	3	5	13		x		6	09-48	09-16,09-32	3	3	7	15		X		
	7	09-44	09-12,09-28	3	3	5	13	х			7	09-48	09-16,09-32	3	3	7	15	x			
	8	07-44	07-12,07-28	4	4	5	13		X		8	07-48	07-16,07-32	4	4	7	15	ļ	х		
' <u> </u>	9	07-44	07-12,07-28	4	4	5	13	х			9	07-48	07-16,07-32	4	4	7	15	x			
j	10	05-44	05-12,05-28	5	5	5	13		х		10	05-48	05-16,05-32	5	5	7	15		х		
į	11	05-44	05-12,05-28	5	5	5	13	х			11	05-48	05-16,05-32	5	5	7	15	х			
	12	03-44	03-12,03-28	6	6	5	13		X		12	03-48	03-16,03-32	6	6	7	15		x		
l	13	03-44	03-12,03-28	6	6	5	13	Х	j		13	03-48	03-16,03-32	6	6	7	15	х			
ŀ	14	01-44	01-12,01-28	7	7	5	13		х		14	01-48	01-16,01-32	7	7	7	15		х		
	15	01-44	01-12,01-28	7	7	5	13	х			15	01-48	01-16,01-32	7	7	7	15	х			

Aids 1/1A ESS Handbook

Z-REGISTER - MCE AND PCC FAILURES

*WORD	*817	CF	LOCATIO	N .	CO	LUMN	MCE	PCC	*WORD	*BIT	a	LOCATIO	W	COI	LUMN	MCE	PCC
HURD	911	A40	A58	A1034	Z	EA	MCE	٦	WORD	BII	A40	A58	A1034	Z	EA	MCE	
19	3			17-36	0	16	Х		20	3			17-40	8	24	Х	
	4	26-24	17-34	17-36	0	16		Х		4	26-20	17-34	17-40	8	24		X
	5			17-36	1	17	Х			5			17-40	9	25	Х	İ
	6	26-24	17-34	17-36	1	17		X		6	26-20	17-34	17-40	9	25		X
	7			17-36	2	18	Х			7			17-40	10	26	X	
	8	26-24	17-34	17-36	2	18		Х		8	26-20	17-34	17-40	10	26		X
	9			17-36	3	19	Х			9		1	17-40	11	27	X	
	10	26-24	17-34	17-36	3	19		X		10	26-20	17-34	17-40	11	27		X
	11			17-38	4	20	Х			11			17-42	12	28	X	
	12	26-22	17-34	17-38	4	20	l	Х		12	26-18	17-34	17-42	12	28		Х
	13			17-38	5	21	Х	1		13			17-42	13	29	X	
	14	26-22	17-34	17-38	5	21		Х		14	26-18	17-34	17-42	13	29		X
	15			17-38	6	22	X			15			17-42	14	30	X	
	16	26-22	17-34	17-38	6	22	İ	Х		16	26-18	17-34	17-42	14	30		Х
	17			17-38	7	23	X			17			17-42	15	31	Х	
	18	26-22	17-34	17-38	7	23		Х		18	26-18	17-34	17-42	15	31		X

Failure in multiple words and bits indicate faulty A54 CP (17-45, 17-46, 17-47, or 17-48) or 17-44 (A40)

CPD VERIFY ANSWER VAOO THROUGH 15 FAILURES

WORD &	CIRCUIT PACK LOCATIONS (TYPE)			WORD &	0	IRCUIT PACK LOCAT	IONS (TYP	YPE	
BIT	ENCODER	OUTPUT GATES (TYPE A47)	SIGNAL GROUP	GROUP - ROW	BIT	ENCODER	OUTPUT GATES (TYPE A47)	SIGNAL GROUP	GROUP - ROW
Word 21 or 24 Bit 0	19-18 (A1), 19-02 (A44)	15-02, 15-18 15-04, 15-20 15-06, 15-22 15-08, 15-24 15-10, 15-26 15-12, 15-28 15-14, 15-30 15-16, 15-32	XYV00 XYV01 XYV02 XYV03 XYV04 XYV05 XYV06 XYV07	XO-Group 0	Word 21 or 24 Bit 4	19-22 (A1), 19-10 (A44)	07-02, 07-18 07-04, 07-20 07-06, 07-22 07-08, 07-24 07-10, 07-26 07-12, 07-28 07-14, 07-30 07-16, 07-32	XYV40 XYV41 XYV42 XYV43 XYV44 XYV45 XYV46 XYV47	X4-Group 4
Word 21 or 24 Bit 1	19-18 (A1), 19-04 (A44)	13-02, 13-18 13-04, 13-20 13-06, 13-22 13-08, 13-24 13-10, 13-26 13-12, 13-28 13-14, 13-30 13-16, 13-32	XYV10 XYV11 XYV12 XYV13 XYV14 XYV15 XYV16 XYV17	X1-Group 1	Word 21 or 24 Bit 5	19-22 (A1), 19-12 (A44)	05-02, 05-18 05-04, 05-20 05-06, 05-22 05-08, 05-24 05-10, 05-26 05-12, 05-28 05-14, 05-30 05-16, 05-32	XYV50 XYV51 XYV52 XYV53 XYV54 XYV55 XYV56 XYV57	X5-Group 5
Word 21 or 24 Bit 2	19-20 (A1), 19-06 (A44)	11-02, 11-18 11-04, 11-20 11-06, 11-22 11-08, 11-24 11-10, 11-26 11-12, 11-28 11-14, 11-30 11-16, 11-32	XYV20 XYV21 XYV22 XYV23 XYV24 XYV25 XYV26 XYV27	X2-Group 2	Word 21 or 24 Bit 6	19-24 (A1), 19-14 (A44)	03-02, 03-18 03-04, 03-20 03-06, 03-22 03-08, 03-24 03-10, 03-26 03-12, 03-28 03-14, 03-30 03-16, 03-32	XYV60 XYV61 XYV62 XYV63 XYV64 XYV65 XYV66 XYV67	X6-Group 6
Word 21 or 24 Bit 3	19-20 (A1), 19-08 (A44)	09-02, 09-18 09-04, 09-20 09-06, 09-22 09-08, 09-24 09-10, 09-26 09-12, 09-28 09-14, 09-30 09-16, 09-32	XYV30 XYV31 XYV32 XYV33 XYV34 XYV35 XYV36 XYV37	X3-Group 3	Word 21 or 24 Bit 7	19-24 (A1), 19-16 (A44)	01-02, 01-18 01-04, 01-20 01-06, 01-22 01-08, 01-24 01-10, 01-26 01-12, 01-28 01-14, 01-30 01-16, 01-32	XYV70 XYV71 XYV72 XYV73 XYV74 XYV75 XYV76 XYV77	X7-Group 7

CPD VERIFY ANSWER VAOO THROUGH 15 FAILURES (Contd)

WORD &				ROUIT PACK LOCATION	LOCATIONS (TYPE)				
BIT	ENCODER	OUTPUT GATES (TYPE A47)	SIGNAL GROUP	GROUP - ROW	BIT	ENCODER	OUTPUT GATES (TYPE A47)	SIGNAL GROUP	GROUP-ROW
Word	19-25, 19-02		XYV00	YO-Row O	Word	19-27, 19-02		XYV04	Y4-Row 4
21 or 24			XYV10		21 or 24			XYV14	
Bit 8		11-02, 11-18	XYV20	1	Bit 12	19-06		XYV24	
	19-08	,	XYV30			19-08	09-10, 09-26	XYV34	
	19-10	,	XYV40			19-10	07-10, 07-26	XYV44	
	19-12		XYV50			19-12	05-10, 05-26	XYV54	
	19-14		XYV60			19-14	,	XYV64	
	19-16	01-02, 01-18	XYV70			19-16	01-10, 01-26	XYV74	
Word	19-25, 19-02	15-04, 15-20	XYV01	Y1-Row 1	Word	19-27, 19-02	15-12, 15-28	XYV05	Y5-Row 5
21 or 24	19-04	13-04, 13-20	XYV11		21 or 24	19-04	13-12, 13-28	XYV15	_
Bit 9	19-06	11-04, 11-20	XYV21		Bit 13	19-06	11-12, 11-28	XYV25	
	19-08		XYV31			19-08	09-12, 09-28	XYV35	
	19-10		XYV41			19-10	07-12, 07-28	XYV45	
	19-12	05-04, 05-20	XYV51			19-12	05-12, 05-28	XYV55	
	19-14		XYV61	1		19-14	03-12, 03-28	XYV65	
	19-16	01-04, 01-20	XYV71			19-16	01-12, 01-28	XYV75	
Word	19-26, 19-02	15-06, 15-22	XYV02	Y2-Row 2	Word	19-28, 19-02	15-14, 15-30	XYV06	Y6-Row 6
21 or 24	19-04	13-06, 13-22	XYV12		21 or 24	19-04	13-14, 13-30	XYV16	
Bit 10	19-06	11-06, 11-22	XYV22		Bit 14	19-06	11-14, 11-30	XYV26	
	19-08	09-06, 09-22	XYV32			19-08	09-14, 09-30	XYV36	
	19-10	07-06, 07-22	XYV42			19-10	07-14, 07-30	XYV46	
	19-12		XYV52		1	19-12	05-14, 05-30	XYV56	
	19-14	,	XYV62			19-14	03-14, 03-30	XYV66	
	19-16	01-06, 01-22	XYV72			19-16	01-14, 01-30	XYV76	
Word	19-26, 19-02	15-08, 15-24	XYV03	Y3-Row 3	Word	19-29, 19-02	15-16, 15-32	XYV07	Y7-Row 7
21 or 24	19-04	13-08, 13-24	XYV13		21 or 24	19-04	13-16, 13-32	XYV17	
Bit 11	19-06	11-08, 11-24	XYV23		Bit 15	19-06	11-16, 11-32	XYV27	
	19-08		XYV33			19-08	09-16, 09-32	XYV37	
	19-10	07-08, 07-24	XYV43			19-10	07-16, 07-32		
	19-12	05-08, 05-24	XYV53			19-12	05-16, 05-32		
İ	19-14	03-08, 03-24	XYV63			19-14	03-16, 03-32		
	19-16	01-08, 01-24	XYV73			19-16	01-16, 01-32		

CPD VERIFY ANSWER VA16 THROUGH 23 FAILURES

	WARD & DIT			WORD & BIT OUTPUT GATES CP (A47) GRP 0-7								
	HUKD	• 0	1		0	1	2	3	4	5	6	7
21	or 2	4,	Bit	16	15-02	13-02	11-02	09-02	07-02	05-02	03-02	01-02
21	or 2	4,	Bit	17	15-20	13-20	11-20	09-20	07-20	05-20	03-20	01-20
21	or 2	4,	Bit	18	15-06	13-06	11-06	09-06	07-06	05-06	03-06	01-06
21	or 2	4,	Bit	19	15-24	13-24	11-24	09-24	07-24	05-24	03-24	01-24
21	or 2	4,	Bit	20	15-10	13-10	11-10	09-10	07-10	05-10	03-10	01-10
21	or 2	4,	Bit	21	15-28	13-28	11-28	09-28	07-28	05-28	03-28	01-28
21	or 2	4,	Bit	22	15-14	13-14	11-14	09-14	07-14	05-14	03-14	01-14
21	or 2	4,	Bit	23	15-32	13-32	11-32	09-32	07-32	05-32	03-32	01-32

INHIBIT AND NORMAL ERROR REPORT FAILURES

WORD & BITS	CIRCUIT PACK LOCATION (TYPE)	FUNCTION
Word 22 Bit 17	19-42(A46), 19-46(A156), 19-44(A43), 19-38(A4), 17-32(A2), 19-39(A5)	Matrix current excessive (MCE)
Word 22 Bit 19	26-24(A40), 26-22(A40) 26-20(A40), 26-18(A40), 17-34(A58), 17-36(A1034), 17-38(A1034), 17-40(A1034) 17-42(A1034)	Z-register parity check (PCC)
Word 23 Bit 16	17-31(A43), 17-28(A6), 19-46(A107), 19-44(A1036), 19-42(A6)	(All seems well CPD)
Word 23 Bit 17	19-44(A43), 19-48(A156), 19-42(A6), 17-28(A6)	Matrix current excessive (MCE)
Word 23 Bit 21	19-31(A6), 19-30(A44)	Verify answer (VA23)
Word 25 Bits 2, 4, 6, 8	17-24(A40), 19-39(A5), 19-36(A6), 19-38(A4), 26-30(A299), 26-32(A21)	X-register parity check
Word 25 Bits 10, 12, 14, 16	17-24(A40), 19-39(A5), 19-36(A6), 19-38(A4), 26-30(A299), 26-32(A21)	X-register parity
Word 25 Bits 3, 5, 7, 9	17-18(A40), 19-39(A5), 19-36(A6), 19-38(A4), 26-30(A299), 26-32(A21)	Y-register parity check
Word 25 Bits 11, 13, 15, 17	17-20(A40), 19-39(A5) 19-36(A6), 19-38(A4), 26-30(A299), 26-32(A21)	Y-register parity check

FAILURE PATTERN SENSITIVITY

FAILURE CHARACTERISTIC	POSSIBLE CAUSE OF FAILURE				
Test phase 1 - STF	PU address bus 0 or scanner answer bus 0				
Test phase 2 - STF	PU address bus 1 or scanner answer bus 1				
Word(s) 1, 3, 6, or 8 - Bit(s) 0-14 Even	PU address fanout circuits for ADOO-37: • Northeast fanout				
Word(s) 2, 4, 5 or 7 - Bit(s) 1-15 Odd	 Southwest fanout or scanner answer fan-in circuits for ANOO-15 and scanner ASW 				
Word(s) 9 or 11 Bit(s) 1 or 3	101 Atoo-15 and Scanner ASW				
Word(s) 10 or 12 Bit(s) 0 or 2					
Word(s) 13 or 15 Bit(s) 4 or 5					
Word(s) 14 or 15 Bit(s) 4 or 5					
Word(s) 1-8 Bit 18 or 19	PU parity check circuits - PUP feature generics 1E6/1AE6 and later				
Any word with all bits set in preceding combinations	Enable address and gating circuit to address maintenance bus				
Words 16-18 Bit 22	• WRMI A & B • WRMI C & D				

PU ADDRESS BUS 0 (TEST PHASE 1) AND BUS 1 (TEST PHASE 2)

WORD	CPD ENABLE*	PU ADDRESS LEADS TESTED	FAN-OUT	SCANNER ANSWER BUST	OCTAL TEST ORDER
1	C1A	Even - AD00-14	North-East	AN00-15,18&19	52525
2	C1A	Odd - AD01-15	North-East	AN00-15,18&19	125252
3	C2A	Even - AD00-14	South-West	ANOO-15,18&19	52525
4	C2A	Odd - AD01-15	South-West	AN00-15,18&19	125252
5	СЗА	Odd - AD17-31	North-East	AN00-15,18&19	125252
6	C3A	Even - AD16-30	North-East	AN00-15,18&19	52525
7	C4A	Odd - AD17-31	South-West	ANOO-15,18&19	125252
8	C4A	Even - AD16-30	South-West	AN00-15,18&19	52525
9	C5A	Odd - AD33 & 35	North-East	AN00-03	12
10	C5A	Even - AD32 & 34	North-East	AN00-03	5
11	C6A	Odd - AD33 & 35	South-West	AN00-03	12
12	C6A	Even - AD32 & 34	South-West	AN00-03	5
13	C5A & C6A	AD36 & 37	North-East	AN04 & 05	60
14	C5A & C6A	AD36 & 37	South-West	AN04 & 05	60
15	C5A & C6A	AD36 & 37	North-East & South-West	AN04 & 05	60
16	C5A & C6A	AD00-31	WRMI A & B	AN16 (ASWS)	CPD enable address
17	C5A & C6A	AD00-31	WRMI C & D	AN16 (ASWS)	CPD enable address
18	C5A & C6A	AD00-31	WRMI A & B or WRMI C & D	AN16 (ASWS)	CPD enable address

^{*} CPD group, row and column addresses are: C1A-056(0) & 057(1), C2A-060(0) & 061(1), C3A-062(0) & 063(1), C4A-064(0) & 065(1), C5A-066(1) & 067(1), and C6A-070(0) & 071(1)

[†] Bits 18 and 19 are dedicated to test PUPCK and PUP circuits for peripheral unit parity feature - generic 1AE6/1E6 and later

ADDRESS BUS FAN-OUT AND SCANNER ANSWER FAN-IN TEST - EVEN AND ODD CPD FRAME

REPLY WORD	FAILING BITS*	SUSPECTED FAULTY CIRCUIT PACK LOCATION (TYPE) IN REPLACEMENT ORDER	FUNCTION			
	0-3	36-02(A837), 34-02(A23), 34-03(A18), 32-20(A6), 32-19(A5), 28-01(A18), 36-18(A837), 36-19(A299), 36-20(A6)	Exercises northeast fanout and scanner answer fan-in circuits using alternate 101 and 010 patterns for address bits ADO-15			
	4-7	36-05(A837), 34-05(A23), 34-03(A18), 32-20(A6), 32-19(A5), 28-01(A18), 36-18(A837), 36-19(A299), 36-20(A6)				
1 and 2 8-11 12-15	8-11	36-07(A837), 34-07(A23), 34-08(A18), 32-22 (A6), 32-21(A5), 28-02(A18), 36-26(A837), 37-27(A299), 36-28(A6)				
	12-15	36-10(A837), 34-10(A23), 34-08(A18), 32-22(A6), 32-21(A5), 28-02(A18), 36-26(A837), 37-27(A299), 36-28(A6)				
	18 or 19	30-21(A837 or A21), 30-19(A177), 32-46(A867), 30-17(A18)	Tests parity check request (bit 18) and parity (bit 19) circuits of peripheral unit parity (PUP) feature — generic 1AE6 or 1E6 and later			
	0-3	30-20(A6), 30-19(A5), 36-11(A18), 36-02(A837)	Exercises southwest fanout and scanner answer			
	4-7	30-20(A6), 30-19(A5), 36-11(A18), 36-05(A837)	fan-in circuits using alternate 101 and 010 patterns for address bits ADO-15			
3	8-11	30-22(A6), 30-21(A5), 36-12(A18), 36-07(A837)	• • • • • • • • • • • • • • • • • • • •			
and 4	12-15	30-22(A6), 30-21(A5), 36-12(A18), 36-10(A837)				
•	18 or 19	30-21(A837 or A21), 30-19(A177), 32-46(A867), 30-17(A18)	Tests parity check request (Bit 18) and parity (bit 19) circuits of peripheral unit parity (PUP) feature — generic 1AE6 or 1E6 and later			

ADDRESS BUS FAN-OUT AND SCANNER ANSWER FAN-IN TEST - EVEN AND ODD CPD FRAME (Contd)

REPLY WORD	PAILING BITS*	SUSPECTED FAULTY CIRCUIT PACK LOCATION (TYPE) IN REPLACEMENT ORDER	FUNCTION		
5 and	0-3	30-02(A837), 32-02(A23), 32-03(A18), 32-26(A6), 32-25(A5), 28-03(A18)	Exercises northeast fanout and scanner answer fan-in circuits using alternate 101 and 010		
6	4-7	36-05(A837), 32-05(A23), 32-03(A18), 32-26(A6), 32-25(A5), 28-03(A18)	5(A23), 32-03(A18), 32-26(A6), A18) D(A23), 32-08(A18), 32-28(A6), A18)		
	8-11 30-10(A837), 32-10(A23), 32-08(A18), 32-28(A6), 32-27(A5), 28-04(A18)				
	12-15	30-07(A837), 32-07(A23), 32-08(A18), 32-28 (A6), 32-27(A5), 28-04(A18)			
	18 or 19	30-21(A837 or A21), 30-19(A177), 32-46(A867), 30-17(A18)	Tests parity check request (bit 18) and parity (bit 19) circuits of peripheral unit parity (PUP) feature — generic 1AE6 or 1E6 and later		
7	0-3	30-26(A6), 30-25(A5), 36-13(A18), 30-02(A837)	Exercises southwest fanout and scanner answer		
and 8	4-7	30-26(A6), 30-25(A5), 36-13(A18), 36-05(A837)	fan-in circuits using alternate 101 and 010 patterns for address bits AD16-31		
Ĭ	8-11	30-28(A6), 30-27(A5), 36-14(A18), 30-10(A837)	patterns for address bits ADIO-31		
	12-15	30-28(A6), 30-27(A5), 36-14(A18), 30-07(A837)			
	18 or 19	30-21(A837 or A21), 30-19(A177), 32-46(A867), 30-17(A18)	Tests parity check request (bit 18) and parity (bit 19) circuits of peripheral unit parity (PUP) feature - generic 1AE6 or 1E6 and later		

ADDRESS BUS FAN-OUT AND SCANNER ANSWER FAN-IN TEST - EVEN AND ODD CPD FRAME (Contd)

REPLY WORD	FAILING BITS*	SUSPECTED FAULTY CIRCUIT PACK LOCATION (TYPE) IN REPLACEMENT ORDER	FUNCTION
9 and 10	0-3	30-12(A837), 32-12(A23), 32-13(A18), 32-30(A6), 32-29(A5), 28-05(A18)	Exercises northeast fanout and scanner answer fan-in circuits using alternate 1010 and 0101 patterns for address bits AD32-35
11 and 12	0-3	30-30(A6), 30-29(A5), 36-15(A18), 30-12(A837)	Exercises southwest fanout and scanner answer fan-in circuits using alternate 1010 and 0101 patterns for address bits AD32-35
13, 14, and 15	4 and 5	30-30(A6), 30-29(A5), 36-15(A18), 30-15 (A837), 32-15(A23), 32-13(A18)	Exercises fanout and scanner answer fan-in circuits using alternate 1 and 0 patterns for address bit AD36: (A) northeast (words 13 and 15) (B) southwest (words 14 and 15)
16 17 18	AN16 (ASWS)	30-17 (A18), 30-23 (A40), 30-18 (A177) 30-25 (A837)	Exercises we-really-mean-it (WRMI) fanout circuits and scanner answer AN16 (ASWS) circuits: (A) Word 16 - WRMI A & B (B) Word 17 - WRMI C & D (C) Word 18 - WRMI A & B or WRMI C & D

^{*} Bit 16 of all reply words, except 13, 14, and 15, indicates status of 0/1 CPD all seems well (ASWCPD) and denotes, when set, failure of PU bus to operate at specified enable address

0 OR 1 CPD ENABLING PULSE C1A THROUGH C6A STROBE OPERATIONAL TEST

REPLY	FAILING BITS	SUSPECTED FAULTY CIRCUIT PACK LOCATION (TYPE) IN REPLACEMENT ORDER	FUNCTION
1 2	0,2,4,6 and/or 8,10,12, 14, 1,3,5,7 and/or 9,11,13,15	32-17(A177), 34-12(A42) 32-20(A6) — Bits 0-7 32-22(A6) — Bits 8-15	Checks C1A enable pulse from 0/1 CPD at GRC* addresses 056(0) and 057(1) for scanner answer bits ANO-15
3	0,2,4,6 and/or 8,10,12,14 1,3,5,7, and/or 9,11,13,15	32-17(A177), 34-14(A42) 30-20(A6) — Bits 0-7 30-22(A6) — Bits 8-15	Checks C2A enable pulse from 0/1 CPD at GRC* addresses 060(0) and 061(1) for scanner answer bits ANO-15
5 6	1,3,5,7, and/or 9,11,13,15 0,2,4,6, and/or 8,10,12,14	32-17(A177), 34-12(A42) 32-26(A6) - Bits 0-7 32-28(A6) - Bits 8-15	Checks C3A enable pulse from 0/1 CPD at GRC* addresses 062(0) and 063(1) for scanner answer bits ANO-15
7 8	1,3,5,7, and/or 9,11,13,15 0,2,4,6, and/or 8,10,12,14	32-17(A177), 34-14(A42) 30-26(A6) - Bits 0-7 30-28(A6) - Bits 8-15	Checks C4A enable pulse from 0/1 CPD at GRC* addresses 064(0) and 065(1) for scanner answer bits ANO-15
9	1 and 3 0 and 2	32-17(A177), 32-30(A6), 34-16(A42), 34-29(A43), 30-30(A6)	Checks C5A enable pulse from 0/1 CPD at GRC* addresses 066(0) and 067(1) for scanner answer bits ANO-3
11	1 and 3 0 and 2	32-17(A177), 32-30(A6), 34-16(A42), 34-27(A43), 30-30(A6)	Checks C6A enable pulse from 0/1 CPD at GRC* addresses 070(0) and 071(1) for scanner answer bits ANO-3
13 14 or 15	4 and 5	32-17(A177), 32-30(A6), 34-16(A42), 34-27(A43)	Checks 0/1 CPD enable pulse C5A and C6A to gate address bit AD36 to scanner answer bits AN4 and AN5 fan-in circuits

PROBABLE FAILURE PATTERNS - TEST PHASES 1 AND 2

WORD, BIT	FAILURE OF FUNCTION OR TROUBLE CONDITION	PATTERN NO.
Words 1-8 Bits 8-15	ASWCPD for test (T) — lead in conjunction with all 64 X- and Y-decoder addresses: 1. Single failure-any word: Decoder XY-address 2. All bits failing-any word: Y-address 3. Single bit failing -all words: X-address 4. All words and bits: control operations, input gate at decoder and Z-register or ouput gate	1
Words 9,10 Bits 16-21	Parity checks for X- and Y-registers in decoder and Z-register: control, decoder or output gate Maintenance input and output data transfers	2
Words 11-18 Bits 0-15	Matrix current of output gates and ASWCPD for all X- and Y-addresses during control inhibit mode: checks for shorted diodes in output gates	3
Words 19,20 Bits 3-18	Matrix current of output gates and parity check of Z-register for each Z-register driver using 16 valid addresses during the inhibited state	4
Words 21,24 Bits 0-22	Z-register test lead in inhibit mode - (word 20) and normal terminated CPD address - (word 23) indicate failure of encoder or verify answer bus	5
Word 22 Bits 17,19 & 21	Matrix current and parity check PCC indicate Z-register and encoder failures	6
Word 23 Bits 17,19 & 21	Shorted CPD address has matrix current and ASWCPD checked. CPD operates in normal mode. Failure indicates control error	6
Word 25 Bits 2-17	Parity checks for X- and Y-addresses detect failure of control and detector	6

FAILURE PATTERN SENSITIVITY

FAILURE CHARACTERISTIC	POSSIBLE CAUSE OF FAILURE	NUMBER
Test phase 1 - STF	PU address bus 0 or scanner answer bus 0	1
Test phase 2 - STF	PU address bus 1 or scanner answer bus 1	2
Word(s) 1, 3, 6, or 8 - Bit(s) 0-14 even	PU address fanout circuits for ADOO-37: • Northeast fanout	
Word(s) 2, 4, 5 or 7 - Bit(s) 1-15 odd	Southwest fanout or scanner answer fan-in circuits for ANOO-15 and scanner ASW	
Word(s) 9 or 11 Bit(s) 1 or 3	101 12100 10 unu bounnet 1201	3
Word(s) 10 or 12 Bit(s) 0 or 2		
Word(s) 13 or 15 Bit(s) 4 or 5		
Word(s) 14 or 15 Bit(s) 4 or 5		
Any word with all bits set in preceding combinations	Enable address and gating circuit to address maintenance bus	4
Word(s) 1-8 Bit 18 or 19	PU parity check circuits — PUP feature generics 1E6/1AE6 and later	5
Words 16-18 Bit 22	• WRMI A & B • WRMI C & D	6

Section 2

COMBINED MISCELLANEOUS TRUNK (CMT) (J1A088C)

CONTENTS

<u>Subject</u>	Page
F, S, and T Point Layout - MS	1
Octal Order Layout - MS	1
Layout to Display Scan Points at MCC	1
F, S, and T Point Layout - Supplementary	
Signal Distributor (SSD)	2
Octal Order Layout - Supplementary	
Signal Distributor (SSD)	2
CMT Frame - J1A088C	3
Type A CMT Frame	4
Type B CMT Frame	5
Type C CMT Frame	6
CMT and SSD Scanner Controllers	7
CMT Optional SSD	8
Circuit Pack Function, Type and Location	9
TIU TS	11
Backplane TS-TIU	12
MG7 Circuit Pack Symbol, Terminals and	
Terminal Locations	13
CMT MDF Wiring	14
Peripheral BUS Connectorized Cable Location	15
Enable Lead Input Location, Sync Point Location	16
F, S, and T Diagnostic Points	17
Scanner Block Diagram (Contr 0)	18
Basic SSD Block Diagram (Contr 0)	19
Basic SSD, First and Second Stage Triac	20
Optional SSD Diagram (Contr 0)	21
Optional SSD, First and Second Stage Triac	22
Location of CMT SSD Points	23
PUAB to SSD Point Number	24
Triac SSD Point Numbers, CMT, MUT	25
Controller Interrogate Wiring	29
Primary TIC Interrogate Loop	30
Primary/Secondary TIC Interrogate Loop	31
Readout Loop Cable Rules	32
TIC Vertical Files	33
Determining SD or SSD Point from p-Data Field	34
Determining Failing SD Point Using q-Data	_
Field of NN10 Message (Example)	35
Error Pattern Sensitivity - SD Contr 081	36
SD Point to Triac Select Circuit Packs	36

<u>Subject</u>	Page
SSD Point to Triac Select Circuit Packs TIC Second Stage Triac Circuit (MG7) -	36
SD Points and Location	37
Matrix Circuit - MG7 Location	38
CP Type Replacements	38
CMT Signal Distributors	39
TIC Scanner Matrix - Ferrod Sensor Location (Type)	40
Matrix Circuit (SD-1A403) - 256 Scan Points Matrix	41
Supporting Documentation	
MASTER SCANNER (MS), UNIT TYPE 5 SD-1A209	
J1A043B	
CD-1A209	
PK-1A027 Scanner Raw Data Document	
TLM-1A209	
ED-1A207-11	
${\bf SUPPLEMENTARY\ SIGNAL\ DISTRIBUTOR\ (SSD),\ UNIT\ TYPE\ 2}$	1
SD-1A401 Basic SSD	
SD-A402 Optional SSD	
CD-1A401	
CD-1A402	
TLM-1A401	
TLM-1A402	
ED-1A355-12	
SD-1A403 Matrix	
SD-1A404 TIC (Trunk Interconnect CKT)	
SD-1A405 Power and Miscellaneous	
SD-1A452 960 Point Matrix	
PK-1A028 Remreed NTWK Raw Data DOC	
BSP 820-232-150 MS	
BSP 820-031-153 CMT	
TOP 231-050-002 2-Wire MT Frame	

F, S, AND T POINT LAYOUT - MASTER SCANNER

				CONTROLLER SCAN POINTS						
	F S T CONDITION									
0	0	0	0	POWER ON (OLD)						
	0	0	-							
2	0	1	0							
3	0	1	1	POWER ON (NEW)						
4	1	0	0							
5		0	1							
6		I	0	-						
7	ı	1	1	POWER OFF						

OCTAL ORDER LAYOUT - MASTER SCANNER

22	0	9		7	6	4	3	0
		MST	SIG F	ROW	LST	SIG ROW		

LAYOUT TO DISPLAY SCAN POINTS AT MASTER CONTROL CENTER

MASTER SCANNER ROW

CODE = 000

22	21	20	18	17	16	15 10	9 4	3 0
		COD				FRAME NUMBER	ROW	SCAN POINT


F, S, AND T POINT LAYOUT - SUPPLEMENTARY SIGNAL DISTRIBUTOR

				CONTROLLER SCAN POINTS
	F	S	T	CONDITION
0	0	0	0	IDLE
	0	0	1	QUAR
2	0	-	0	
3	0	-	1	TPAQ
4	-	0	0	ENABLED
5		0	1	
6	1	1	0	TPA
7	ı	1	1	POWER OFF


OCTAL ORDER LAYOUT - SUPPLEMENTARY SIGNAL DISTRIBUTOR

22 11	10	9	8 7	6 2	1 0
	0 P R	HALF	QUAD	ROW	FIELD


OPERATE - 1 RELEASE CMT FRAME, J1A088C



TYPE A CMT FRAME



#FOURTH FRAME



EACH CMT FRAME CAN CONTAIN 256 PIMTS:

- (A) 16 VF(S) X 8 TIC(S) = 128 PIMTS PER BAY
- (B) 128 X 2 BAYS = 256 PIMTS PER CMT FRAME


"A" TYPE CMT FRAME (J1A088A)

THIS FRAME ACCEPTS ONY TWO TYPES OF PLUG IN MISCELLANEOUS TRUNKS PIMTS.

- A. 2-WAY TRK MF4-W (TOLL) SD-1A236-05
- B. 2-WAY TRK DP4-W (TOLL) SD-1A237-05

ALL TRUNK INTERCONNECT CIRCUITS WILL BE J1A088EC PER SD-1A404.

+SD-1A404 CONTAINS THE MATRIX CPS MG7 TSD-1A403 CONTAINS THE MATRIX CPS (MG7) FOR THE SD-1A402 SSD AND CABLED TO FOURTH FRAME IFOURTH FRAME TICS ARE IN SD-1A404 (OPTION W:NO MATRIX CPS)




TYPE "B" CMT FRAME (J1A088B)

THIS FRAME ACCEPTS ONLY 5 TYPES OF PIMTS.

- A. 2-WAY TRK MF4-W (LOCAL) SD-1A236-05
- B. 2-WAY TRK DP4-W (LOCAL) SD-1A237-05
- C. LONG HAUL FX TRK SD-1A415-05
- D. FX TRK SD-1A416-05
- E. 2-WAY TRK DP SD-1A163-05


ALL TICS WILL BE J1A088EC PER SD-1A404.




TYPE "C" CMT FRAME (J1A088C)

THIS FRAME IS MANUFACTURED PER JOB REQUIREMENTS FOR ANY TYPE OF PIMT.

SD NO.	PIMT	TIC "J" NO.	TIC SD NO.
237-05 163-05 415-05	2-WAY TRK MF4-W (TOLL OR LOCAL) 2-WAY TRK DP4-W (TOLL OR LOCAL) 2-WAY TRK DP LONG HAUL FX TRK 2-WAY TRK DP	J1A088EC	SD-1A404
SD-1A172-05	CDPR	J1A088EK	SD-1A407
SD-1A311-05	CAMA INC TRK SXS	J1A088EL	SD-1A408
SD-1A168-05	RING 1 AND 2 PRY	J1A088EM	SD-1A409
248-05	ATNO TRK 2-W ATNO TRK 4-W ATNO LOOP	J1A088EP	SD-1A410
SD-1A284-05	3 PORT CONF	J1A088ER	SD-1A411
	VERIF REQ AND INCPT DP RPTR LINE ACCESS TRK	J1A088ES	SD-1A412
SD-1A169-05 221-05 222-05 223-05 224-05		J1A088EN	SD-1A4 13
SD-1A220-05 321-05	INC SXS TRK INC TRK FROM TRAFFIC SVC POS #1	J1A088ET	SD-1A414
SD-1C650-01	TT DET	J99338C	SD-1C650



CMT SSD AND SCANNER CONTROLLERS



CMT OPTIONAL SSD

CIRCUIT PACK FUNCTION, TYPE	PE AND	BASIC	CMT	OPTIONAL CMT
TYPE CIRCUIT PACK FUNCTION	FS	CKT 0	CKT 1	CKT 0 CKT 1
FA775 (CONT) FA1776 (SA) FA1201 FA1201 FA1202 FB288 (ICD) FB289B (TB) FB592 FB593 FC12 (CR0) FC12 (CR1) FC12 (CR2) FC12 (CR2) FC12 (CR2) FC12 (CR3) FC12 (CR3) FC12 (CR4) FC13 (CD0) FC13 (CD1) FC13 (CD1) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) FC13 (CD2) Controller, Register and Translator FRegister and Translator FRegister and Translator FRegister and Translator FREGISTER FREGISTER FROM FROM FROM FORCHOM FREGISTER FREGISTER FROM FROM FROM FROM FROM FROM FROM FROM	6 1 1 6 6 2 3 1 1 1 1 1	06-29 06-28 06-11 06-12 02-19 02-16 06-10 06-06 06-20 06-21 06-22 06-23 06-24 06-25 06-26 06-27	06-34 06-35 06-54 06-53 02-36 02-37 06-55 06-60 06-39 06-40 06-41 06-42 06-43 06-36 06-37	02-12 02-41 02-13 02-40 02-11 02-42 02-07 02-47 From Basic CMT From Basic CMT From Basic CMT From Basic CMT To Basic CMT

Note:

Only basic CMT is provided with miniaturized scanner and has ferrod matrix available using terminal strip.

COMBINED MINIATURIZED TRUNK FRAME


SD 1A401 - Basic SSD SD 1A402 - Optional SSD

COMBINED MINIATURIZED TRUNK FRAME

SD 1A401 -Basic SSD SD 1A402 Optional SSD _


TIU TS

								P	СН	ON	REA	R O	FT	IU							
TRUNK	SD-IAXXX - 05	J-1A088-	0	ı	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
RING 18:2 PTY	168	DB-I	R	Т	R(A)	T(A)														<u> </u>	
CDPR	172	DC-I	R	Т	R (TT)	T (TT)															
VERIF REQ+ INCPT	177	BB-I	R	т	RI	Τı								+130							
INC SXS	220	AB-I	R	Т	R	Т	RI	TI	RI	TI	N	G	N	G							
AUD RING & REC ANN	221	DT-I	R2	Т2	R5	Т5	s	то	RO	ΤI	RI	DA II	DA 12	DA 10	DA 20	Т3	R3	T4	R4	F	F
2 WY TRK DP 4W	237	CC-I	R	Т	RI	TI	R2	T2	Ε	SG	М	SB									
3 PORT CONF	284	J G-1	R	Т	RI	TI	R2	Т2													




BACKPLANE TS- TIU

MG7 CIRCUIT PACK SYMBOL, TERMINALS, AND TERMINAL DESIGNATIONS



CMT MDF WIRING





LEAD DESIG	TRK TERM MOD	TRK DWG	DESTINATION
() R2	R (RA1)	T1A221-15	TO TONE CIRCUIT OR
() T2	T (RA1)	T1A222-15	RECORDED ANN CKT
() R2	GB	T1A22 4-1 5	TO GROUP BUSY LAMP,
() T2	G		TONE AND REG CKT
() R4	R (RAO)	T1A221-15	TO TONE CIRCUIT OR RECORDED ANN CKT
() T4	T (RAO)	T1A222-15	
() R4	RT	T1A223-15	TO TRUNK, JACK LAMP
() T4	TT	T1A224-15	AND KEY CIRCUIT
() R4 () T4	R T	T1A169-15	TO TRANSMISSION AND SIGNALLING FACILITIES
() R5	R (ARO)	T1A221-15	TO TONE CIRCUIT
() T5	T (ARO)		(TONE DISTRIBUTION)
() R5	LR	T1A223-15	TO MULT LAMP RELAY CKT
() R5	LS	T1A224-15	TO IDLE INDICATING
() T5	LG		LAMP CIRCUIT
() R3 () T3	R (AR1) T (AR1)	T1A221-15	TO TONE CIRCUIT (TONE DISTRIBUTION)

ANSWER	BUS CABLES	BUS 0
BITS	IN	OUT
00-07	80-26-310	80-26-110
08-15	80-27-310	80-27-110
ASW	80-18-310	80-18-110

ANSWER	BUS CABLES	BUS 1
BITS	IN	OUT
00-07	80-37-310	80-37-110
08-15	80-38-310	80-38-110
ASW	80-45-310	80-45-110

ADDRES	S BUS CABLES	BUS 0
BITS	IN	OUT
90-07	80-20-310	80-20-110
08-15	80-21-310	80-21-110
16-23	80-22-310	80-22-110
24-31	80-17-310	80-17-110
32-37	80-17-100	80-17-300

ADDRES.	S BUS CABLES	BUS 1
BITS	IN	OUT
00-07	80-39-310	80-39 -110
08-15	80-40-310	80-40-110
16-23	80-41-310	80-41-110
24-31	80-44-310	80-44-110
32-37	80-44-100	80-44-300

PERIPHERAL BUS CONNECTORIZED CABLE LOCATION

ESS

COMBINED MISCELLANEOUS TRUNK FRAME ENABLE LEAD INPUT LOCATION SYNC POINT LOCATION

ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
00P	80-24-311	BL 1W	80-24-308	SC	0
OON	-211	BL2W		SC	0
10P	-312	BL 1W	-307	SC	1
10N	-212	BL2W		SC	1
00P	-313	OR1W	-306	RIGHT	0
OON	-213	OR2W		SSD	0
10P	-314	OR1W	-305	BAY 1	1
10N	-214	OR2W		BAY 1	1
OQP	-315	GR1W	-304	LEFT	0
OON	-215	GR2W		SSD	0
10P	-316	GR1W	-303	BAY O	1
10N	-216	GR2W		BAY O	1
-	-317	BR1W	-302	-	-
-	-217	BR2W		-	-
-	-318	BR1W	-301	-	
-	-218	BR2W		-	-


ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
01P	80-43-311	BL1W	80-43-308	SC	1
01N	-211	BL2W	00 10 000	SC	ī
11P	-312	BL1W	-307	SC	ō
11N	-212	BL2W		SC	Ō
01P	-313	OR1W	-306	RIGHT	1
01N	-213	OR2W		SSD	1
11P	-314	OR1W	-305	BAY 1	0
11N	-214	OR2W		BAY 1	0
01P	-315	GR1W	-304	LEFT	1
01N	-215	GR2W		SSD	1
11P	-316	GR1W	-303	BAY O	0
11N	-216	GR2W		BAY O	0
_	-317	BR1W	-302	-	-
-	-217	BR2W		-	-
-	-318	BR1W	-3 01	-	-
-	-218	BR2W		-	-

		Ci	T			MU'	Γ		SSD - JCT SSD
	IN	OUT			IN	OUT	IN	OUT	
	080-03	080-62	080-63	180-03	080-11	080-12	180-12	180-11	MISC
AR	201	201			216	216	216	216	050
ARM	001	001			215	215	215	215	060
BR	202	202	**************************************		214	214	214	214	051
BRM	002	002			213	213	213	213	061
DR	′203	203			212	212	212	212	052
DRM	003	003			211	211	211	211	062
DF	205	205			206	206	206	206	054
DFM	005	005			205	205	205	205	064
AP	204	204		x	208	208	208	208	053
APM	004	004			207	267	207	207	063
F0	206/212	, <u>.</u>	·	206	204		 	204	032
FOM	006/012			006	203			203	042
S0	207			207	202			202	033
SOM	007			007	201			201	043
TO	208			208	018			018	034
TOM	800			800	017			017	044
F1	/213			201	016		• • • • • • • • • • • • • • • • • • • •	016	035
FlM	/013			001	015			015	045
S1				202	014			014	036
SIM .				002	013			013	046
T1				203	012			012	037
TlM				003	011			011	.047
SC003	····	006			217				
SC013		007			- •				
SC00		206			218				· · · · · · · · · · · · · · · · · · ·
SC10		207							


FOR 355A TS

FOR 355A TS

FOR 288 MISC TS



SCANNER BLOCK DIAGRAM (CONTR 0) CMT



BASIC SSD, FIRST AND SECOND STAGE TRIAC

2-20

OH0195(0, 1)E

0M018(2, 3)E

MG7

02-09

001T32

032-063 B

ON0195(2,

ONOPS(2, 3)

0N018(0, 1)E

MG7

02-07

000T32

CAD 10

000-031

Α

ONOPS(0

0Y(0-7)A

FROM PRECEDING PAGE

0N0195(4, 5)E

DN018(4, 5)E


MG7

02-10

002T32

CAD 12

064-095 C




FROM PRECEDING PAGE

LOCATION OF CMT SSD POINTS

	CONTROLLER	. 0		CONTROLLER	1
SD LOC	PHY LOC	PTS	SD LOC	PHY LOC	PTS
02-07	176-07	000-031	02-37	176-37	512-543
09	09	032-063	39	-39	544-575
10	10	064-095	40	-40	576-607
12	12	096-127	42	-42	608-639
15	15	128-159	45	-45	640-671
16	16	160-191	46	-46	672-703
18	18	192-223	48	-48	704-735
19	19	224-255	49	-49	736-767
22	22	256-287	52	-52	768-799
24	24	288-319	54	-54	500-831
25	25	320-351	55	-55	832-863
27	27	352-383	57	-57	864-875
30	30	384-415	. 60	-60	896-927
31	31	416-447	61	-61	928-959
0°-33	176-33	448-479	02-63	176-63	960-991

PUAB TO SSD POINT NUMBER



POINT NUMBER

DECIMAL

Н		F	OU ACORA	R 0								TR	ΙA	C S	SD	P(NI C	IT	NU	MB	ER:	S,	CN	1 T ,	M	UT									
Ĺ	Ш	L	A N T	. 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	18	17	18	19	20	21	22	23	24	25	28	27	28	29	30	31
\vdash	╂	\dashv	H			2	3 1	4 1	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	25	27	28	29	30	31
	\parallel		H	32	33			36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
		0	2	64			67	1	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
	II	l	3	96	97				101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
	-		لــا		لت				لمسبب			لــــــ			L	Lannon																			
	۱,	_		<u></u>	. 00	100	101	100	122	124	135	126	127	126	139	140	141	167	143	144	145	146	147	148	149	150	151	152	153	154	155	158	157	158	159
		1	H				163					136 168				172		_		_	177						183		185		187			190	_
		1		_		_					-		<u> </u>	20 2		<u> </u>	205								213	214	215	216	217	218	219	220	\vdash	222	-
		١	H	_	_			_		-		232				236					241						247			_			-	254	
	1	لــ	ت	<u></u>	223	2 20	221	220	1.23	200	231	202	200		1.00	200		1.00			L							ביבו					لنت		لتت
0																																			
1	l٢	٦	0	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	263	284	285	286	287
		١	ī	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319
	\parallel	2	2	320	321	322	323	324	325	326	327	328	329	338	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351
	\parallel		3	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383
	-	_													L																				
																														_					
	\prod		0	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415
	\prod_{i}	3	Ш	416	417	418	419	420	421	422	423	424	425	428	427	428	429	430	431	432	433	434	435	436	437	438	-		<u> </u>		-			446	
	\prod	1	2	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	478	477	478	479
L	JL		3	460	481	482	483	484	485	486	487	466	489	490	491	492	493	494	495	498	497	499	499	500	501	502	503	504	505	506	507	508	509	510	511

HAL		F I E	Q UADRANT	R 0 W						•																									
F		B	Ť	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Г	lГ	7	0	512	513	114	515	516	517	518	519	520	521	522	523	524	525	526	527	5 28	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543
Ĺ	(0	山	_	545					٠	4	·	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575
		ł	2	\vdash	577	-						-	585		587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	596	607
1	L		3	608	609	310	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	827	628	629	630	631	632	633	634	635	636	637	638	639
	_	_						, -,																									<u> </u>		
												648		650	651	652	653	654	655	656	657	658	659	660	661	682	663	664	665	686	667	668	669	670	671
1	,	ı	Ш	_	_	_					_	680		682	683										693		695	696	697	698	699	700	701	702	703
			2	-		_	_			_		712	713	714	715												727	7 28	729	730	731	732	733	734	735
	ΙL		3	736	737 7	38	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767
1	_	~ .																																	
		П		76B	769 7	707	171	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	7 88	789	790	791	792	793	794	795	796	797	798	799
	,	Ш	Ш		8018	_		-	_	_	-	808	_	810	811	812	813	814	815	816	817	818	819	820	821	822	623	824	825	826	827	828	829	830	531
		Ш	2	832	833 8	348	135	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863
П	L	IJ	3	864	865	66 8	67	868	869	870	871	872	873	874	875	876	877	878	879	860	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895
		~ ,																					•			············									 i
			_	-	97 8		_							906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927
	13	Ш										936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958,	959
П	1	1	2		96 1 96	_	_	_			-	988	969	970	971	972	973	974	975	976	977	978	979	980	981	982	993	984	985	986	987	988	989	990	991
Ш	L	J٤	3	982	193 98	4 8	95	986	997	998	998	1000	001	1002	1003	1004	005	1006	1007	800	1009	1010	1011	012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	0 23


TRIAC SSD POINT NUMBERS, CMT, MUT

Γ		1	=	3	£	ñ		\$	Ē	223	235		Ŕ	£]	ž	â	,	\$	447	479	<u>.</u>
ĺ	^		2	3	7	ž		3	š	m	ž		3 <u>8</u>	=	ă	ã		414	4	478	810
			2		5	ž.		157	189	122	23		285	=	3	ā		63	445	111	
	•		R	3	2	≥		32	ž	220	252		792	2	348	윩		412	1	476	Г
	ㅓ		n	2	=	2		155	187	61.7	152		283	315	ž,	2		=	£43	475	
	~		2	3	8	22		Z	28	912	220			3.4	346	3,8		019	442	7.5	
	ㅓ		×	22	2	<u>-</u>		153	185	111	249		281 282	313	345	377		8	3	5	
	-		≂	Я	2	8		152	3	316	248		982	312	344	376		\$	440	£12	
V SELECT	ㅓ		≈	×	8	<u>•</u>		151	≘	215	72		273	311	343	375		20	439	5	
	^		z	3	28	:		150	28	\$14	9 2		278 279	5.	342	374		\$	85	8	
	\dashv		~	a	22	=		149	<u>=</u>	213	2		111	30%	341	373		50	437	99	
	~		R	æ	2	<u>*</u>		₩	98	212	744		97.6	ğ	340	372		ş	836	89	
	7		2	2	83	=		3	6/.	1.2	243		27.5	307	339	37.1		ã	55	6,	
	-		=	8	82	=		3	8/.	210	242		-	ğ	88	370		405	434	9	
	7		-	ę	18	Ξ		₹.	177	802	172		273 274	305	33,	369		ē	3	465	
	0		2	æ	80	211		=	9/.1	80,7	240		111	304	38	368		8	432	104	Γ
T	_		ž.	<i>(</i>)	79	Ξ		3	175	202	239		172	303	335	367		360	13.	463	
	^		-	46	78	9		3	3	8	238			302	ž	366		æ.	430	462	
			2	45	"	8		=	<u>E</u>	Số.	237		269 270	ĕ	333	ž		397	623	-	
	۰		15	7	76	8		9	221	20%	336		268	ĕ	ä	30		35	428	3	
			Ξ	63	7.5	107		2	=	203	£		792	8	ā	36.3		395	427	459	
	~		9	7	14	ş		200	2	202	25		28	862	ĕ	295		394	426	3€	
•	\dashv		ó	Ę	۲3	105		=	169	2	8		365	262	329	<u>~</u>		393	425	457	
V. SELECT	7		80	ş	22	₫		32	3	8	222		797	€	328	9		392	424	456	Γ
×			~	£	٦	103		32	19	8	ā	Ì	263	£	327	35		ě	\$	3	
	ſ		•	*	٤	102		=	38	8	230		292	2	200	328]	86	422	454	
			~	=	S	ē		Ξ	165	2	%		792	23	33	357		386	127	3	
	7		-	*	3	8		2	3	<u>₹</u>	822]	98	262	324	356		388	420	452	
			_	2	3	8		=	5	262	227	}	259	<u>چ</u>	33	355		38,	÷	₹	
			~	×	38	8]	200	3	76.	226		200	8	322	ž		386	8.	\$50	
			-	=	ŝ	6		129	2	5	225		257	ę.	ž	353		× ×	14	4	
	•		0	2	3	8		128	3	192	224		≈	88	25	352		88	€	3	
		•	<u> </u>	T-	~	<u>-</u>	-]	[-	_		_]	<u>-</u>			_	}	-	2,3	1	6,7
			٥	~	•	•	ļ	<u> </u>	~	1-	-	j	6	~	1-	۰	ļ	9	<u>-</u>	_	ه
•	. – u	ه د		_	0			Ĺ		_			L		~			L		~	

-
č
œ
C
Ö
-
•
-
•
œ

- 1	_			T	,		,	, .		,		·	_	·			,			,	,	, -	·		,									
- 11		0, 1	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543
	0	2. 3	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575
Ш		4, 5	576	577	57R	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	5 9 8	599	600	601	602	603	604	605	606	607
Ιl	لب	6, 7	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639
						,																												
\parallel		0.	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671
	,	2, 3	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703
		4, 5	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735
1	لــــ	6, 7	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767
	_									,,																								
	1	0, 1	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	7 9 5	796	797	798	799
	2	2, 3	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	878	829	830	831
Ш		4.5	832		834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863
ĮL		6, 7	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895
_																																		
		0, 1	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927
	3	2, 3	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959
	1	4, 5	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991
JL		6 7	oxdot	\Box	I																		7						\neg				1022	1023
													•																				_	_

* EACH "V" SELECT CHOOSES AN ODD AND EVEN NUMBERED POINT. BIT 18 = 1 CHOOSE EVEN POINT NUMBER BIT 19 = 1 CHOOSE ODD POINT NUMBER



"PRIMARY" INTERROGATE CABLES TO "PRIMARY" TIC: (FACTORY CABLED)

```
CABLES NT 0 - ROWS 00-07
       MT 1 - ROWS 08-15
       NT 2 - ROWS 16-23
                               For a group of 8 unassigned scanner rows.
       NT 3 - ROWS 24-31
       NT 4 - ROWS 32-39
                               942E connector replaces "NT x" cable.
       NT 5 - ROWS 40-47
       NT 6 - ROWS 48-55
       NT 7 - ROWS 56-63
                   (B)
```

- (2) SD location given as unit location (e.g., 02-12, 02-35).
- Primary cable plugged into TIC assigned highest row number for that cable (e.g., 7, 15, 23, etc.).

CONTROLLER INTERROGATE WIRING SD 1A401 - Basic SSD

EXAMPLE


	/	. SUP	/ D	ir	F#	\ST
IMARY CABLES	06-25	06-26	06-27	06-28	06-29	06-30
ROM SD-1A401		J1 J2	J1 J2	J1 J2	J1 J2	71 12
ти ти ти	8TH 7TH	1 4TH 3RD	<u>8TH 7TH</u>	4TH 3RD	8TH 7TH	4TH JRD
7 4 0	J4 J3	J4 J3	J4 J3	J4 J3	J4 J3	J4 13
	5TH 6TH	1ST 2ND	5TH 6TH	15T 2ND	5TH 6TH	IST 2MD


	TORS FOR PARTIALLY ASSIGNED ROWS
942AH	1 UNASGND ROW(S)
AJ	2
AK	3
AL	4
AM	5
AN	6 7
AP	7
•	

The primary TIC shows the NT 4 cable plugged into connector 06-27, Jl. Since NT 4 cable is Rows 32-39, the connectors would be as follows:

Quadrant to row number is as follows:

8TH ROW 7TH 6TH 5TH 4TH 3RD J1 2ND 310 1ST	7TH ROW 6TH 5TH 4TH 3RD 2ND 1ST J2	4TH ROW 3RD 2ND 1ST J1 310	3RD ROW 2ND 1ST J2 110	ROW 39 38 37 36 35 34 33 32	ROW 38 37 36 35 34 33 32	ROW 35 34 33 32	ROW 34 33 32
5TH ROW 4TH 3RD 2ND 1ST J4 300	6TH ROW 5TH 4TH 3RD 2ND 1ST J3 100	1ST ROW J4 300	2ND ROW 1ST J3 100	ROW 36 35 34 33 32	ROW 37 36 35 34 33 32	ROW 32	ROW 33 32





CA NTS FROM 06-25, J2 TO 06-25, J1; 7TH ROW ASSIGNED NTS FROM 06-25, J3 TO 06-25, J1; 1ST TO 6TH ASSIGNED

CA NTD FROM 06-27, J2 TO 06-27, J1; 7TH ROW ASSIGNED NTD FROM 06-27, J3 TO 06-27, J1; 6TH ROW ASSIGNED *942AM CONNECTOR ON J4; 1ST TO 5TH ROW UNASSIGNED


COMBINED MISCELLANEOUS TRUNK FRAME

SD 1A401 - Basic SSD SD 1A402 - Optional SSD


READOUT LOOP CABLE RULES

- If the number of rows (MG CP's) is even on a TIC, the paddleboard is plugged into the other quadrant from where the cable is started.
- If there is an odd number of rows (MG CP's) on a TIC, the paddleboard is plugged into the same quadrant from where the cable is started.

EXAMPLE OF READOUT LOOP CABLING



TIC VERTICAL FILES



Each VF requires 5 points (5 MLRs). 16 VFs in TIC = 80 pts. Each MG7 CP provides 32 pts.


Examples of VF to MG7 CP association:

Option Y

- 1. 02-33 (32 pts.) services VF00-05 plus 2 pts. in VF06.
- 2.
- 02-35 (32 pts.) services 3 pts. in VF06, VF07-11, 4 pts. in VF12. 02-36 (32 pts.) services 1 pt. in VF12, VF13-15, and donates 16 pts. 3. to next TIC-VF00-02 and 1 pt. in VF03.

Option X

- 3. Preceding TIC MG7 at 02-36 services VF00-02 plus 1 pt. in VF03.
- 02-35 (32 pts.) services 4 pts. in VF03, VF04-08, plus 3 pts. in VF09. 4.
- 5. 02-06 (32 pts.) services 2 pts. in VF09 and VF10-15.



FIELD 1:00 2:01

3:10

4:11

EXTERNAL POINT


0:000-511 1:512-1024

FUNCTION

O: RELAY OPERATE

1 : RELAY RELEASE

DETERMINING SD OR SSD POINT FROM p-DATA FIELD



ERROR PATTERN SENSITIVITY - SD CONTROLLER 081

TROUBLE CONDITIONS	SUSPECTED FAULTY CIRCUIT PACK TYPE IN REFLACEMENT ORDER
Multiple SD point failures in all Trunk Interconnect (TIC) Units in Bay 0 or 1	FC300, FC322, FC323
Multiple SD point failures in single TIC unit	MG7, FC322, FC323
One SD controller (may have diagnostic response DR02 printed)	FC300, FA1201, FA1202
Single SD point failure in one TIC	MG7

SD	POINT TO TRIA	AC SELECT CIRCU	IT PACKS
SD	INTERFACE	TRIAC SELECT	FIRST STAGE
POINT	CKT-FC300	CKT - FC322	CKT - FC323
000 -	(0)	(0)	(0)
127	02-07	02-09	02-03
128 -	(0)	(0)	(0)
255	02-07	02-09	02-03
256 -	(0)	(0)	(0)
383	02-07	02-09	02-04
384 –	(0)	(0)	(0)
4 7 9	02-07	02-09	02-04
512 -	(1)	(1)	(1)
639	02-46	02-45	02-50
640 –	(1)	(1)	(1)
767	02-46	02-45	02-50
768 –	(1)	(1)	(1)
895	02-46	02-45	02-49
896 –	(1)	(1)	(1)
991	02-46	02-45	02-49

SSD POINT TO TRIAC SELECT CIRCUIT PACKS

SSD	INTERFACE	TRIAC SELECT	FIRST STAGE
POINT	CKT-FC300	CKT - FC322	CKT - FC323
000 –	(0)	(0)	(0)
127	02-22	02-24	02-18
128 -	(0)	(0)	(0)
255	02-22	02-24	02-18
256 -	(0)	(0)	(0)
383	02-22	02-24	02-19
384 -	(0)	(0)	(0)
479	02-22	02-24	02-19
512 -	(1)	(1)	(1)
639	02-35	02-31	02-39
640 –	(1)	(1)	(1)
767	02-35	02-31	02-39
768 -	(1)	(1)	(1)
895	02-35	02-31	02-38
896 -	(1)	(1)	(1)
991	02-35	02-31	02-38

TIC SECOND ST	TAGE TRIAC	CIRCUIT	(MG7) -	SD	POINTS	AND	LOCATION
---------------	------------	---------	---------	----	--------	-----	----------

TIC SD*	SD POINTS	MG7	SD OPTION(S)	TIC SD*	SD POINTS	MG7	SD OPTION(S)
SD-1A404	000 - 031	02 - 33P	Y	SD-1A412	000 - 031	02 - 33P	Z
	032 - 063	02 - 35	X and Y		032 - 063	02 - 35	Z
	064 - 095	02 - 36P	X and Y		064 - 095	02 - 36P	Z
	000 - 031	02 - 33P	Y		000 - 031	02 - 33P	Z
SD-1A407	032 - 063	02 - 35	Y and Z	SD-1A413	032 - 063	02 - 35	Z
	064 - 095	02 - 36P	Y and Z	•	064 - 095	02 - 36P	Z
	000 - 031	02 - 33P	Z	SD-1A414	000 - 031	02 - 33P	Z
SD-1A408	032 - 063	02 - 35	Z		032 - 063	02 - 35	Z
3D-14400	064 - 095	02 - 36P	Z		064 - 095	02 - 36P	Z
	096 - 127	02 - 38	Z		000 - 031	02 - 33P	Z
SD-1A409	000 - 031	02 - 35	Z	SD-1A464	032 - 063	02 - 35	Z
3D-18409	032 - 063	02 - 36P	Z		064 - 095	02 - 36P	Z
SD-1A410†	000 - 095	_	_		096 - 127	02 - 38	Z
	000 - 031	02 - 33P	Z	SD-1A489	000 - 031	02 - 35	· У
SD-1A411	032 - 063	02 - 35	Z		032 - 063	02 - 36P	W and Y
	064 - 095	02 - 36P	Z	SD-1A610	000 - 031	02 - 33P	Y
	096 - 127	02 - 38	Z		032 - 063	02 - 35	Y
	128 - 159	06 - 33P	Z	064 - 095	02 - 36P	Y	
* A 1 11	•		· · · · · · (FTC) · · ·				

^{*}All Trunk interconnection circuits (TIC's) have optional wiring arrangements where part or all SSD points are assigned to MG7 circuit pack(s) external to associated TIC †SD points 000-095 are assigned from MG7 circuit packs external to TIC

MATRIX CKT - MG7 LOCATION*

MATRIX CKT - MG7 LOCATION*

SSD POINT	2ND STG. TRIAC-MG7	SSD POINT	2ND STG TRIAC-MG7		
000-031	02-07P	512-543	02-37P		
032-063	02-09P	544-576	02-39		
064-095	02-10P	576-607	02-40P		
096-127	02-12	608-639	02-42		
128-159	02-15	640-671	02-45		
160-191	02-16P	672-703	02-46P		
192-223	02-18	704-735	02-48		
224-255	02-19P	736-767	02-49P		
256-287	02-22P	768-799	02-52P		
288-319	02-24	800-831	02-54		
320-351	02-25P	832-863	02-55P		
352-383	02-27	864-895	02-57		
384-415	02-30	896-927	02-60		
416-447	02-31P	928-959	02-61P		
448-479	02-33	960-991	02-63		
* SD-1A452 - 960 SSD Points					

2ND STG TRIAC-MG7	SSD POINT	2ND STG TRIAC-MG7
02-37P	768-799	02-52P
02-39	800-831	02-54
02-40P	832-863	02-55P
02-42	864-895	02-57
02-45	896-927	02-60
02-46P	928-959	02-61P
02-48	960-991	02-63
02-49P	_	_
	02-37P 02-39 02-40P 02-42 02-45 02-46P 02-48	TRIAC-M67 SSD POINT 02-37P 768-799 02-39 800-831 02-40P 832-863 02-42 864-895 02-45 896-927 02-46P 928-959 02-48 960-991

CP TYPE	CORRESPONDING* REPLACEMENT TYPE		
FA1202	FA1810		
F B 593	FB698		
FC300	FC661		
FC322	FC664		
FC323	FC665		
FC324	FC666		
MG7	MG7B		

^{*} Generics 1E7/1AE7 and later, with improved diagnostic test (IMD)

CMT SIGNAL DISTRIBUTORS

SCAN POINT	SD - 1	A401	SD-1.	CP TYPE	
	CKT 0	CKT 1	CKT 0	CKT 1	CPTIFE
DF	80-06	80-06	80-07	80-47	FB698
	80-12	80-53	80-13	80-40	FA1810
Dr	80-04	80-61	80-05	80-48	FC666
	80-10	80-55	80-11	80-42	FB592
	76-09	76-45	80-24	80-31	FC664
FS0	76-03	76-50	80-18	80-39	FC664
	76-04	76-49	80-19	80-38	FC665
	76-07	76-46	80-22	80-35	FC661
FS1	80-04	80-61	80-05	80-48	FC666
	80-12	80-53	80-13	80-40	FA1810
	76-09	76-45	80-24	80-31	FC664
PD0	76-03	76-50	80-18	80-39	FC665
PDU	80-06	80-60	80-07	80-47	FB698
	76-07	76-46	80-22	80-35	FC661
	80-04	80-61	80-05	80-48	FC666
	80-06	80-60	80-07	80-47	FB698
PD1	76-03	76-50	80-18	80-39	FC665
	76-09	76-45	80-24	80-31	FC664
	76-04	76-49	80-19	80-38	FC665

^{*} Supplementary signal distributor (SSD) located in Bay 1

TIC SCANNER MATRIX - FERROD SENSOR LOCATION (TYPE)

TIC/TPC SO	OPTION	CKT 1*	CKT 2*	CKT 3*	CKT 4*
SD 1A404	U	06-35(MG4)	06-36P(MG5)	06-38(MG5)	-
	V	06-35(MG6)	06-36P(MG6)	06-30(MG5)	_
	Z	06-35(MG4)	06-36P(MG5)	06-38(MG5)	_
SD 1A407	_	06-35(MG5)	06-36P(MG5)	06-38(MG5)	_
SD 1A408	_	06-33(MG4)	06-35(MG5)	06-36P(MG4)	06-38(MG5)
SD 1A409	-	06-35(MG5)	06-36P(MG5)	06-38(MG5)	_
SD 1A410	_	06-33(MG8)	06-35(MG5)	06-36P(MG5)	06-38(MG5)
SD 1A411	-	06-35(MG5)	06-36P(MG5)	06-38(MG5)	
SD 1A412	-	06-33(MG4)	06-35(MG4)	-	_
SD 1A413	_	06-33(MG9)	06-35(MG9)	06-36P(MG9)	06-38(MG9)
SD 1A414	V	06-33(MG4)	06-35(MG8)	06-36P(MG4)	06-38(MG8)
SU INTIT	W	06-33(MG4)	06-35(MG5)	06-36P(MG4)	06-38(MG5)
SD 1A464	_	06-33(MG1)	06-35(MG1)	06-36P(MG2)	06-38(MG3)
SD 1A465	Y	06-33(MG5)	06-35(MG5)	06-36P(MG5)	06-38(MG5)
	Z	02-33P(MG5)	02-35(MG5)	_	· –
SD 1A489	_	02-33P(MG5)	02-38(MG5)	-	_

^{*} Each circuit pack provides ferrod readouts for 16 scan points which are assigned per SD-1A272

MATRIX CIRCUIT (SD-1A403) - 256 SCAN POINTS MATRIXT

FERROD	SENSORS - EVE	N ROWS	FERROD SENSORS - ODD ROWS		
LOCATION	OPTION Y*	OPTION Z*	LOCATION	OPTION Y & Z*	
02 -07P	MG4	MG5	02 -09	MG5	
02 -10P	MG4	MG5	02 -12	MG5	
02 -15	MG4	MG5	02 -16P	MG5	
02 -18	MG4	MG5	02 -19P	MG5	
02 -22P	MG4	MG5	02 -24	MG5	
02 -25P	MG4	MG5	02 -27	MG5	
02 -30P	MG4	MG5	02 -31P	MG5	
02 -33P	MG4	MG5	02 -34P	MG5	

^{*} Options are: MG4 Ferrod Battery & Ground MG5 Looped Ferrods

[†] Each circuit pack provides ferrod readouts for 16 Scan points which are assigned per SD-1A272

Section 3

MISCELLANEOUS TRUNK (MT)/UNIVERSAL TRUNK (UT) (J1A033C/J1A032A)

CONTENTS

Subject	Page
Repetitive Orders to Operate and Release A and	
C Relays on TAT 1 (Generic 1E6/1AE6)	1
Signal Distributor Error Patterns	2
Identifying MT or UT Scan Point - Example of	3
Scanner Error Patterns	4
Test 1, Scanner Answer BUS Active State with	
Maintenance Bit AD16 Set to 1	5
Test 2A, Scanner Answer BUS Quienscent State	
with Invalid Address	5
Test 2B, Scanner Enable/Enable Verify	-
Operation Word 2, Bit 22	5
Test 3, Scanner Address Parity Operations	J
	6
Using Invalid Address	Ū
Test 4, Scanner Row Readout and Answer	6
Operations - Phases 1 through 4	10
Analyze pppppppp (2-Wire, No. 1 ESS)	
Signal Distribution Lead Selection Chart	11
Equipment Location of Universal Circuit Number	12

Supporting Documentation

MISCELLANEOUS TRUNK

SD-1A129 CD-1A129	TLM-1A301 ED-1A217-1	15
ED-1A217-13	CD-1A301	
or	or	
J1A033F	J1A033R	ED-1A217-23
SD-1A129	or	
CD-1A129	J1A033S	ED-1A217-24
ED-1A217-13	or	
ED-1A217-14	J1A033T	ED-1A217-25
or .	or	
J1A033E	J1A033U	ED-1A217-30
SD-1A247	or	
CD-1A247	J1A033V	ED-1A217-31
TLM-1A247	or	
ED-1A217-12	J1A033W	ED-1A217-26
SD-1A119 Pheripheral Unit BUS	or	
SD-1A129 Miscellaneous CKT	J1A033X	ED-1A217-27
TLM-1A119 Pheripheral Unit BUS	or	
PK-1A028 Remreed NTWK Raw Data Doc		
or		
J1A033G		
SD-1A301		*
PK-1A059 AIOD CKT Raw Data		

MISCELLANEOUS TRUNK (Contd)

J1A033H	ED-1A217-16
or	
J1A033J	ED-1A217-17
or	
J1A033K	ED-1A217-18
or	
J1A033L	ED-1A217-19
or	
J1A033M	ED-1A217-20
or	
J1A033N	ED-1A217-21
or	
J1A033P	ED-1A217-22
or	
J1A033Y	ED-1A217-28
or	
J1A033Z	ED-1A217-29

UNIVERSAL TRUNK

PD-1A028	SD-1A113
PK-1A028	CD-1A127
TLM-1A216	SD-1A127
CD-1A216	CD-1A128
SD-1A216	SD-1A128
CD-1A247	PF-1A028
SD-1A247	TOP-231-051-001
CD-1A113	

Following documents are for MT and UT: SD-1A341 Miscellaneous Circuit CD-1A341 Miscellaneous Circuit BSP-820-031-150

X 0100 #	BEGIN REPETITIVE ORDER (SEIZE POB)
X 0600 #	IGNORE RELAY FAILURES
X 1909 #	OPERATE A RELAY ON TAT 1
X 0301 #	DELAY NEXT ORDER BY 25 MSEC
X 1908 #	RELEASE A RELAY
-X 0301 #	DELAY NEXT ORDER BY 25 MSEC
X 1929 #	OPERATE C RELAY ON TAT 2
X 0301 #	DELAY NEXT ORDER BY 25 MSEC
X 1928 #	RELEASE C RELAY
- ₩ 0303 #	DELAY NEXT ORDER BY 75 MSEC
X 0200 #	ACTIVATE POB
\	
DIALING	
SEQUENCE	REPETITIVE ORDERS

CODE	FUNCTION	ACTIVITY/COMMAND	
0100	BEGIN	SAVE DATA UP TO ACTIVATE CODE FOR USE IN REPETITIVE ORDER SEQUENCE	
0200	ACTIVATE	USE DATA SAVED AND ACT UPON IT REPETITIVELY	
OSAA	SPECIFIES NUMBER OF 25 MSEC DELAY INTERVALS PER ORDER PERIODS	AA = NUMBER OF 25-MSEC DELAYS	
0500	STOP	DEACTIVATE PERIPHERAL ORDER BUFFER (POB) ACCESS	
*0600	IGNORE RELAY FAILURES	WHEN RELAY FAILURE OCCURS DURING POB ORDER, DO NOT STOP REPETITIVE ACTIONS	
	* THIS CODE MUST BE KEYED BETWEEN BEGIN AND ACTIVATE CODES OR REPETITIVE ORDER SEQUENCING WILL BE		


CODE EXPLANATIONS

TERMINATED

EXAMPLE OF REPETITIVE ORDERS TO OPERATE AND RELEASE A AND C RELAYS ON TAT 1 GENERIC 1E6/1AE6

SIGNAL DISTRIBUTOR (SD) ERROR PATTERNS

STORE DISTRIBUTOR (SD) ERROR FAITERIS		
FAILURE CHARACTERISTICS	POSSIBLE CAUSE OF FAILURE	
Phase 1 STF	 MAC timed out resulting in invalid test Maintenance interrupt or fuse alarm problem Mate or test controller not in normal mode or cannot be placed in test point access mode 	
Phases 2 and 3 - STF (SD Controller 0)	Diagnostic bus scan points report SD controller fault as follows: 1. States of PU address buffer registers group checks: Scan points	
Phases 4 and 5 - STF (SD Controller 1)	• AR Horizontal Select • BR Vertical Select • DR Relay Select • AP Apex Pulser path	
	2. Controller Modes: Scan points • F, S, T Test point access, quarantine, test, normal or power off Idle or busy condition	
Phases 2 and 4 — STF * (PU Address Bus 0)	PU address bus order fails to enable SD controller or enable verify is not received at CPD enable address:	
Phases 3 and 5 - STF * (PU Address Bus 1)	 Cable driver(s), cable receiver(s) or bus transformer 	
Phase 6 STF	 Live order or test vertical tests not performed but all other tests passed PU address bus problem not clear SD controller mate out of service 	
* Multiple frames failing on same bus fanout indicates PU address bus trouble		



SCANNER ERROR PATTERNS

TATIERES		
FAILURE CHARACTERISTICS	POSSIBLE CAUSE OF FAILURE	
Phases 1 & 3 - STF	Scanner controller 0	
Phases 2 & 4 - STF	Scanner controller 1	
Phases 1 & 4 - STF	PU address bus 0Scanner bus 0	
Phases 2 & 3 - STF	PU address bus 1Scanner bus 1	
Phases 1 through 4 - STF	Open ferrod sensor interrogate winding	
*Scanner answer reply AN00-15, or scanner ASW, AN16	 Faulty secondary winding of test scanner transformer Open ferrod readout loop Faulty detector — amplifier Faulty cable driver — output circuit 	
*Multiple failures in AN00-15 & ASW-S	 Delay and pulse shaper Maintenance circuits No continuity through primary windings of scanner test transformer 	
* This failure may be reported by F-level interrupt TTY message		

TEST 1, SCANNER ANSWER BUS ACTIVE STATE WITH MAINTENANCE BIT AD16 SET TO 1

PHASE & WORD	CP LOCATION (TYPE)	ANSWER BUS*
Phase 1	34-40 (A147), 32-06 (A49), 34-30 (A1038),	32-07 (A51)
Word 1	32-14 (A1051), 34-36 (A1036), 34-28 (A146)	32-08 (A51)
Phase 2	34-42 (A147), 32-12 (A49), 34-34, (A1038),	32-09 (A51)
Word 1	32-16 (A1051), 34-38 (A1035), 34-32 (A146)	32-10 (A51)
Phase 3	34-40 (A147), 32-06 (A49), 34-30 (A1038)	32-09 (A51)
Word 1	32-14 (A1051), 34-36, (A1035), 34-29 (A146)	32-10 (A51)
Phase 4	34-42 (A147), 32-12 (A49), 34-34 (A1038), 32-16 (A1051), 34-38 (A1035), 34-32 (A146)	32-07 (A51) 32-08 (A51)

^{*} Failure Scanner ASW results in F-Level Interrupt TTY message. All scanner answer ANOO-15 are set to 1

TEST 2A, SCANNER ANSWER BUS QUIENSCENT STATE WITH INVALID ADDRESS

PHASE, WORD	CP LOCATION (TYPE)	COMMENTS	
Phase 1 or 3 Word 2	34-36 (A1035), 34-30 (A1038), 34-40 (A147), 32-18 (A48), 30-18 (A56), 32-14 (A1051)	Check of scanner to recognize invalid address or inhibit output to answer bus	
Phase 2 or 4 Word 2	34-38 (A1035), 34-34 (A1038), 34-42 (A147), 32-26 (A48), 30-40 (A56), 32-16 (A1051)	Check of scanner to recognize invalid address or inhibit output to answer bus	

TEST 2B, SCANNER ENABLE/ENABLE VERIFY OPERATION WORD 2, BIT 22

PHASE, WORD	LOCATION (TYPE)	COMMENTS
Phase 1 or 3	34-36 (A1035), 34-10 (A21)	Check of scanner to recognize enable signal and to verify by replying to CPD
Phase 2 or 4	34-38 (A1035), 34-16 (A21)	Check of scanner to recognize enable signal and to verify by replying to CPD

TEST 3, SCANNER ADDRESS PARITY OPERATIONS USING INVALID ADDRESSES

PHASE, WORD	* BITS	CP LOCATION (TYPE)	EXPLANATIONS
Phase 1 or 3 Word 2	17-21	34-30 (A1038), 34-28 (A146), 34-10 (A21)	Check of scanner to verify correct parity and inhibit ASWS answer to CC when parity is incorrect
Phase 2 or 4 Word 2	17-21	34-34 (A1038), 34-32 (A146), 34-16 (A21)	Check of scanner to verify correct parity and inhibit ASWS answer to CC when parity is incorrect
* Addresses a Bit 17 - 8		11ows: 0 Bit 19 - 8	& 1, 8 & 2 Bit 21 - 8 & 2, 8 & 1

Bit 18 - 8 & 1, 8 & 1 Bit 20 - 8 & 0, 8 & 1

TEST 4, SCANNER ROW READOUT AND ANSWER OPERATIONS - PHASES 1 THROUGH 4*

REPLY WORD/	ROW	ACCESS CIRCUI	IT - CP (A048)	TCORE MATRI	X - CP (A037)	ASWS TRANSFORMER	PU
BIT	KON	CIRCUIT 0	CIRCUIT 1	CORE 0	CORE 1	CP (A052)	ADDRESS
3/0	0	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	ADO & 8
3/1	8	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	ADO & 9
3/2	16	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	ADO & 10
3/3	24	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	ADO & 11
3/4	32	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	ADO & 12
3/5	40	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	ADO & 13
3/6	48	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	ADO & 14
3/7	56	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	ADO & 15
3/8	1	32-22, 32-20	32-30, 32-28	30-26	30-28	30-46	AD1 & 8
3/9	9	32-22, 32-20	32-30, 32-28	30-26	30-28	30-46	AD1 & 9
3/10	17	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD1 & 10

REPLY WORD/	ROW	ACCESS CIRCUI	IT - CP (A048)	TOORE MATE	IX - CP (A037)	ASWS TRANSFORMER	PU
BIT	ROH	CIRCUIT 0	CIRCUIT 1	CORE 0	CORE 1	CP (A052)	ADDRESS
3/11	25	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD1 & 11
3/12	33	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD1 & 12
3/13	41	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD1 & 13
3/14	49	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD1 & 14
3/15	57	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD1 & 15
4/0	2	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD2 & 8
4/1	10	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD2 & 9
4/2	18	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	AD2 & 10
4/3	26	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	AD2 & 11
4/4	34	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	AD2 & 12
4/5	42	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	AD2 & 13
4/6	50	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	AD2 & 14
4/7	58	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	AD2 & 15
4/8	3	32-22, 32-20	32-30, 32-28	30-26	30-28	30-46	AD3 & 8
4/9	11	32-22, 32-20	32-30, 32-28	30-26	30-28	30-46	AD3 & 9
4/10	19	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD3 & 10
4/11	27	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD3 & 11
4/12	35	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD3 & 12
4/13	43	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD3 & 13
4/14	51	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD3 & 14
4/15	59	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD3 & 15
5/0	4	32-22, 32-18	32-30, 32-26	30-22	30-24	33-42	AD4 & 8

TEST 4, SCANNER ROW READOUT AND ANSWER OPERATIONS - PHASES 1 THROUGH 4* (Contd)

TEST 4, SCANNER ROW READOUT AND ANSWER OPERATIONS - PHASES 1 THROUGH 4* (Contd)

REPLY WORD/	ROW	ACCESS CIRCU	IT - CP (A048)	†CORE MATR	IX - CP (A037)	ASWS TRANSFORMER	PU
BIT	ROW	CIRCUIT 0	CIRCUIT 1	CORE 0	CORE 1	CP (A052)	ADDRESS
5/1	12	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD4 & 9
5/2	20	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	AD4 & 10
5/3	28	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	AD4 & 11
5/4	36	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	AD4 & 12
5/5	44	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	AD4 & 13
5/6	52	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	AD4 & 14
5/7	60	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	AD4 & 15
5/8	5	32-22, 32-20	32-30, 32-28	30-26	30-28	30-46	AD5 & 8
5/9	13	32-22, 32-20	32-30, 32-28	30-26	30-28	30-46	AD5 & 9
5/10	21	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD5 & 10
5/11	29	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD5 & 11
5/12	37	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD5 & 12
5/13	45	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD5 & 13
5/14	53	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD5 & 14
5/15	61	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD5 & 15
6/0	6	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD6 & 8
6/1	14	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD6 & 9
6/2	22	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	AD6 & 10
6/3	30	32-22, 32-18	32-30, 32-26	30-21	30-23	32-42	AD6 & 11
6/4	38	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	AD6 & 12
6/5	46	32-24, 32-18	32-32, 32-26	30-30	30-32	32-44	AD6 & 13
6/6	54	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	AD6 & 14

See footnotes at end of table

REPLY WORD/		ACCESS CIRCUI	T - CP (A048)	†CORE MATRI	X - CP (A037)	ASWS TRANSFORMER	PU ADDRESS		
BIT	ROW	CIRCUIT 0	CIRCUIT 1	CORE 0	CORE 1	CP (A052)			
6/7	62	32-24, 32-18	32-32, 32-26	30-29	30-31	30-44	AD6 & 15		
6/8	7	32-22, 32-20	32-30, 32-28	30-26	30-28	30-46	AD7 & 8		
6/9	15	32-22, 32-20	32-30, 32-28	30 - 26	30-28	30-46	AD7 & 9		
6/10	23	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD7 & 10		
6/11	31	32-22, 32-20	32-30, 32-28	30-25	30-27	32-46	AD7 & 11		
6/12	39	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD7 & 12		
6/13	47	32-24, 32-20	32-32, 32-28	30-34	30-36	32-48	AD7 & 13		
6/14	55	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD7 & 14		
6/15	63	32-24, 32-20	32-32, 32-28	30-33	30-35	30-48	AD7 & 15		

TEST 4, SCANNER ROW READOUT AND ANSWER OPERATIONS - PHASES 1 THROUGH 4* (Contd)

* Scanner answer ANOO-15 failure is associated with detector amplifier (Al350), output cable driver (A51), and test transformer (A49) as follows:

AN00-07,

(0) 30-08 (A1350) 30-16 (A1350) (1)

† 30-18 & 30-40 (A56) must be operational

AN08-15. (0)32-08 (A51)

(0)

(1)

(1)

32-10 (A51)

32-07 (A51)

32-09 (A51)

32-12 (A49)


32-06 (A49)

Analyze ppppppp as follows: for 2-wire No. 1 ESS


Note: If bit position 0 and 1 = 11, then it is an EXTERNAL SD point (MT) (see example b).



(a) EXAMPLE : Internal SD point



(b) EXTERNAL SD point




To determine SD point: convert binary bits 2 through 8 to octal, convert octal to decimal for SD point for bay "0", if bay is 1, add 128 to decimal number for SD point. SD points 000 through 127 appear on bay 0 and SD points 128 through 255 appear on bay 2.

Use the 1201 form (MT Frame Assignments) to locate the TNN. Use office base T drawing to locate signal distributor points.

(c) EXAMPLE:

EXTERNAL SD point



ADDRESS REGISTER RELAYS	GROUP	ADRS BITS	FUNCTION
L/R 08-15	A	8 – 15	OPR R/LXO-7 FOR X Selection
L/R 00-07	В	0 - 7	OPR R/LYO-7 FOR Y SELECTION
L/R 20-23	D	20 - 23	OPR LWC-3 FOR W SELECTION, IF BIT 27 =1 SELECT MTC RELAYS
L/R 18-19	C	18 (UPPER) - (LOWER) 19	SELECT QUARTERS OF MATRIX FIELD 19 18 1/4'S 0 1 UPPER 1 0 LOWER
L/R 16-17	E	16 (OPR) - (RLS) 17	SELECT OPR OR RLS FOR ML RELAYS 17, 16 1 0 RLS 0 1 OPR
L/R 24-25	н	24 (LH) (RH) 25	SELECT CONTROLLER 25 24 - 0 1 LEFT 1 0 RIGHT
L/R 26-27	Ţ	26 (NORM) (MAINT) 27	TYPÉ 27 26 ORDER 0 1 NORM 1 0 MTC

CONTACT MATRIX RELAYS	SLAVES OF	MULTIPLE CONTACTS FOR
LXD-7	L08-15	X SELECTION
LY0-7	L00-07	Y SELECTION
		W SELECTION OR SELECT MTC RELAY LW LW LW
LW0~2	L20-22	27 2 1 0 SELECT 1 0 0 1 RQ 1 0 1 0 RTA 1 1 0 0 R28

APEX RELAYS	FUNCTION
R/LCO	LIMITS TIME + 24V RLS PULSE. PREVENTS OPRN OF ML ON RLS PULSE
R/LS0	BY THEIR OPR TIMES, PREVENT DETECTOR CKT FROM OPR ON
R/LSR	NOISE IN EARLY PART OF CYCLE

MAINTENANCE RELAYS	FUNCTION
LTA	TEST POINT ACCESS MODE
L28	RLS MTC RELAYS, RETURN LEFT CONTROLLER TO NORMAL MODE
LQ	QUARATINE MODE
LCPO	GIVES CONTROL OF LW, LX & LY RELAYS TO RIGHT CONT.
LCPI	COMBINE CONTACT MATRIX TO RIGHT CONT. FOLLOWS LO RELAY

CONTROLLER RESET RELAYS	FUNCTION
RPN	OPR WHEN LEFT CONT. MTC RELAY OPRN SENSED. RESETS RIGHT CONTROL
L29	OPR AFTER SUCCESSFUL ML RELAY ACTION. RESETS LEFT CONTROLLER
LPW	OPR WHEN POWER IN LEFT CONTROLLER

SELE	CT	ON	MT	CE	НА	LF		l	1		Q1	IR.	OP	ER.)	(Y			
GROU	ΙΡ		1	r	1	1		t))		E				!	1								В			
ADDR	ESS		27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
œ	R	L EL	MTC 27	NOR 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	1	0
CONTROLLER 0	A	NORE	L27	L26	-	NORM	LW3	LW2	RW1	LWO		AD LUP	RLS	OPR	LX7	LX6	LX5	LX4	LX3	LX2	LX1	LXO	LY7	LY6	LY5	LY4	LY3	LY2	LY1	LYO
8	X	COEB	L27	L26	COMB	-	LW3 LW3A	RW2	RM1	RWO	LLS	LUS	RLS	0PR	RX7	RXS	RX5	RX4	RX3	RX2	RX1	RXO	RY7	RY6	RY5	RY4	RY3	RY2	RY1	RYO
æ		R EL	MTC 27	NOR 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONTROLLER 1	A		R27	R26	NORM	-	LW3A	RW2	RW1	RWO	RLP	RUP	RLS	OPR	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	RY7	RY6	RY5	RY4	RY3	RY2	RY1	RYO
8	X		R27	R26	-	COME	LW3A	LW2	LW1	LWC	RLS	RUS	RLS	OPR	LX7	LX6	LX5	LX4	LX3	LX2	LX1	LX0	LY7	LY6	LY5	LY4	LY3	LY2	LY1	LYO

	RW2	RW1	RWO	LW2	LH1	LWO		EXT MATRIX					
R LP	J	н	G	С	В	F	L E	N	R	LW3			
R	М	ι	ĸ	F	E	D	A D	Р	ş	LW3A			

SIGNAL DISTRIBUTION LEAD SELECTION CHART



	i												· · · · · · · · · · · · · · · · · · ·		
E		IPMEN ATION		8	EQU Loc	IPMEN ATION	T I	g _E		IPMEN ATION		æ		IPMEN ATION	
UNIVERSAL CIRCUIT NUMBER	HORIZONTAL MTG. PLT.	VERTICAL FILE	CIRCUIT	UNIVERSAL CIRCUIT NUMBER	HORIZONTAL MTG. PLT.	VERTICAL FILE	CIRCUIT	UNIVERSAL CIRCUIT NUMBER	HORIZONTAL MTG. PLT.	VERTICAL FILE	CIRCUIT	UNIVERSAL CIRCUIT NUMBER	HORIZONTAL MTG. PLT.	VERTICAL FILE	CIRCUIT
21 23	25 26	27	28	21 23	25 26	27	28	21 23	25 26	27	28	21 23	25 26	27	28
000	01	0	0	032	05	0	0	064	09	0	0	096	13	0	0
001	01	0	1	033	05	0	1	065	09	0	1	097	13	0	1
002	01	1	0	034	05	1	0	066	09	1	0	098	13	1	0
003	01	1	1	035	05	1	1	067	09	1	1	099	13	1	1
004	01	2	0	036	05	2	0	890	09	2	0	100	13	2	0
005	01	2	1	037	05	2	1	069	09	2	1	101	13	2	1
006	01	3	0	038	05	3	0	070	09	3	0	102	13	3	0
007	01	3	1	039	05	3	1	071	09	3	1	103	13	3	1
008	02	0	0	040	06	0	0	072	10	0	0	104	14	0	0
009	02	0	1	041	06	0	1	073	10	0	1	105	14	0	1
010	02	1	0	042	06	1	0	074	10	1	0	106	14	1	0
011	02	1	1	043	06	1	1	075	10	1	1	107	14	1	1
012	02	2	0	044	06	2	0	076	10	2	0	108	14	2	0
013	02	2	1	045	06	2	1	077	10	2	1	109	14	2	1
014	02	3	0	046	06	3	0	078	10	3	0	110	14	3	0
015	02	3	1	047	06	3	1	079	10	3	1	111	14	3	1
016	03	0	0	048	07	0	0	080	11	0	0	112	15	0	0
017	03	0	1	049	07	0	1	081	11	0	1	113	15	0	1
018	03	1	0	050	07	1	0	082	11	1	0	114	15	1	0
019	03	1	1	051	07	1	1	083	11	1	1	115	15	1	1
020	03	2	0	052	07	2	0	084	11	2	0	116	15	2	0
021	03	2	1	053	07	2	1	085	11	2	1	117	15	2	1
022	03	3	0	054	07	3	0	086	11	3	0	118	15	3	0
023	03	3	1	055	07	3	1	087	11	3	1	119	15	3	1
024	04	0	0	056	80	0	0	088	12	0	0	120	16	0	0
025	04	0	1	057	08	0	1	089	12	0	1	121	16	0	1
026	04	1	0	058	08	1	0	090	12	1	0	122	16	1	0
027	04	1	1	059	08	1	1	091	12	1	1	123	16	1	1
028	04	2	0	060	08	2	0	092	12	2	0	124	16	2	0
029	04	2	1	061	08	2	1	093	12	2	1	125	16	2	1
030	04	3	0	062	08	3	0	094	12	3	0	126	16	3	0
031	04	3	1	063	08	3	1	095	12	3	1	127	16	3	1

Section 4

MASTER SCANNER (MS) (J1A043B)

CONTENTS

<u>Subject</u>	Page
Master Scanner Ferrods	1
Type 1E Ferrod Sensor Assembly,	
Wiring Arrangement of	2
Location and Type of Circuit Packs in 1024 MS	3
Scanner Error Patterns	4
Test 1, Scanner Answer BUS Active State with	
Maintenance Bit AD16 Set to 1	5
Test 2A, Scanner Answer BUS Quienscent State	
with Invalid Address	5
Test 2B, Scanner Enable/Enable Verify	
Operation Word 2, Bit 22	5
Test 3, Scanner Address Parity Operations	_
Using Invalid Addresses	6
Test 4, Scanner Row Readout and Answer	_
Operations - Phases 1 Through 4	6
MS Reply Match with Associated Registers	10
Identified - Example of	10
Error Pattern in REPT: F-Level Message:	
Components of CC and PU CSC Registers	11
Components of DE and ER Registers	12
Components of PES and RR Registers	13 15
Components of MAIS and PUMS Registers	15
CCINT TTY Message Indicating PUC Failure -	14
Data Field Identification	14
CCINT TTY Message - Indicator Flip-Flop(s), PU Failure Source, and Trouble Condition Indicated	16
Components of FREG Associated with CPD	10
Enable Address, LREG Containing Scanner Answer Reply	, 1 7
YREG Containing CPD Echo - Group, Row, and Column	18
Error Pattern in SPINT F-Level Message	19
Components of ESG and DE Registers	20
SPINT TTY Message - Indicator Flip-Flop(s), PU	
Failure Source, and Trouble Condition Indicated	21
Components of FREG Associated with CPD	~ -
Enable Address	22
LREG Containing Scanner Answer Response	23
YREG Containing CPD Echo - Group, Row, and Column	24
KREG - Long Binary Translator	24
PREG - Short Binary Translator	- -

Subject	Page
Error Pattern in REPT: F-LEVEL Coden	
Enable Message	25
Components of CC and PU CSC Registers	26
Components of PES and E Registers	27
IB1RFLCO1 Register:	
PU Status	28
PU Maintenance State	28
PU Error Source	28

Supporting Documentation

SD-1A209

CD-1A209


PK-1A207 Scanner Raw Data Document

TLM-1A209


ED-1A207-11

BSP 820-232-150

TOP 231-051-001




MASTER SCANNER FERRODS



Wiring Arrangements of Type 1E Ferrod Sensor Assembly

1/1A ESS Handbook



LOCATION AND TYPE OF CIRCUIT PACKS IN 1024 MASTER SCANNER (MS)

SCANNER ERROR PATTERNS

FAILURE CHARACTERISTICS	POSSIBLE CAUSE OF FAILURE
Phases 1 & 3 - STF	Scanner controller 0
Phases 2 & 4 - STF	Scanner controller 1
Phases 1 & 4 - STF	PU address bus 0Scanner bus 0
Phases 2 & 3 - STF	PU address bus 1Scanner bus 1
Phases 1 through 4 - STF	Open ferrod sensor interrogate winding
*Scanner answer reply AN00-15, or scanner ASW, AN16	 Faulty secondary winding of test scanner transformer Open ferrod readout loop Faulty detector — amplifier Faulty cable driver — output circuit
*Multiple failures in AN00-15 & ASW-S	 Delay and pulse shaper Maintenance circuits No continuity through primary windings of scanner test transformer

^{*} This failure may be reported by F-level interrupt TTY message

PHASE & WORD	CP LOCATION (TYPE)	ANSWER BUS*
Phase 1	34-40 (A147), 32-06 (A49), 34-30 (A1038),	32-07 (A51)
Word 1	32-14 (A1051), 34-36 (A1036), 34-28 (A146)	32-09 (A51)
Phase 2	34-42 (A147), 32-12 (A49), 34-34, (A1038),	32-09 (A51)
Word 1	32-16 (A1051), 34-38 (A1035), 34-32 (A146)	32-10 (A51)
Phase 3	34-40 (A147), 32-06 (A49), 34-30 (A1038)	32-09 (A51)
Word 1	32-14 (A1051), 34-36, (A1035), 34-29 (A146)	32-10 (A51)
Phase 4	34-42 (A147), 32-12 (A49), 34-34 (A1038), 32-16 (A1051), 34-38 (A1035), 34-32 (A146)	32-07 (A51) 32-08 (A51)

^{*} Failure Scanner ASW results in F-Level Interrupt TTY message. All scanner answer ANOO-15 are set to 1

TEST 2A, SCANNER ANSWER BUS QUIENSCENT STATE WITH INVALID ADDRESS

PHASE, WORD	CP LOCATION (TYPE)	COMMENTS			
Phase 1 or 3 Word 2	34-36 (A1035), 34-30 (A1038), 34-40 (A147), 32-18 (A48), 30-18 (A56), 32-14 (A1051)	Check of scanner to recognize invalid address or inhibit output to answer bus			
Phase 2 or 4 Word 2	34-38 (A1035), 34-34 (A1038), 34-42 (A147), 32-26 (A48), 30-40 (A56), 32-16 (A1051)	Check of scanner to recognize invalid address or inhibit output to answer bus			

TEST 2B, SCANNER ENABLE/ENABLE VERIFY OPERATION WORD 2, BIT 22

PHASE, WORD	LOCATION (TYPE)	COMMENTS				
Phase 1 or 3	34-36 (A1035), 34-10 (A21)	Check of scanner to recognize enable signal and to verify by replying to CPD				
Phase 2 or 4	34-38 (A1035), 34-16 (A21)	Check of scanner to recognize enable signal and to verify by replying to CPD				

TEST 3. SCANNER ADDRESS PARITY OPERATIONS USING INVALID ADDRESSES

PHASE, WORD	* BITS	CP LOCATION (TYPE)	EXPLANATIONS
Phase 1 or 3 Word 2	17-21	34-30 (A1038), 34-28 (A146), 34-10 (A21)	Check of scanner to verify correct parity and inhibit ASWS answer to CC when parity is incorrect
Phase 2 or 4 Word 2	17-21	34-34 (A1038), 34-32 (A146), 34-16 (A21)	Check of scanner to verify correct parity and inhibit ASWS answer to CC when parity is incorrect

* Addresses are as follows:

Bit 17 - 8 & 1, 8 & 0

Bit 18 - 8 & 1, 8 & 1 Bit 19 - 8 & 1, 8 & 2 Bit 20 - 8 & 0, 8 & 1 Bit 21 - 8 & 2, 8 & 1

TEST 4. SCANNER ROW READOUT AND ANSWER OPERATIONS -- PHASES 1 THROUGH 4*

REPLY WORD/ BIT	ROW	ACCESS CIRCUIT - CP (A048)		†CORE MATRI	X - CP (A037)	ASWS TRANSFORMER	PU	
		CIRCUIT 0	CIRCUIT 1	CORE 0	CORE 1	CP (A052)	ADDRESS	
3/0	0	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	ADO & 8	
3/1	8	32-22, 32-18	32-30, 32-26	30-22	30-24	30-44	ADO & 9	
3/2	16	32-22, 32-18	32-30, 32-26	30-21	30-23	30-46	ADO & 10	
3/3	24	32-22, 32-18	32-30, 32-26	30-21	30-23	30-48	ADO & 11	
3/4	32	32-24, 32-18	32-32, 32-26	30-30	30-32	30-42	ADO & 12	
3/5	40	32-24, 32-18	32-32, 32-26	30-30	30-32	30-44	ADO & 13	
3/6	48	32-24, 32-18	32-32, 32-26	30-29	30-31	30-46	ADO & 14	
3/7	56	32-24, 32-18	32-32, 32-26	30-29	30-31	30-48	ADO & 15	
3/8	1	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD1 & 8	
3/9	9	32-22, 32-18	32-30, 32-26	30-22	30-24	30-44	AD1 & 9	
3/10	17	32-22, 32-18	32-30, 32-26	30-21	30-23	30-46	AD1 & 10	

REPLY WORD/ ROW		ACCESS CIRCUI	IT - CP (A048)	†CORE MATRI	X - CP (A037)	ASWS TRANSFORMER	PU	
BIT	ROW	CIRCUIT 0	CIRCUIT 1	CORE 0	CORE 1	CP (A052)	ADDRESS	
3/11	25	32-22, 32-18	32-30, 32-26	30-21	30-23	30-48	AD1 & 11	
3/12	33	32-24, 32-18	32-32, 32-26	30-30	30-32	30-42	AD1 & 12	
3/13	41	32-24, 32-18	32-32, 32-26	30-30	30-32	30-44	AD1 & 13	
3/14	49	32-24, 32-18	32-32, 32-26	30-29	30-31	30-46	AD1 & 14	
3/15	57	32-24, 32-18	32-32, 32-26	30-29	30-31	30-48	AD1 & 15	
4/0	2	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD2 & 8	
4/1	10	32-22, 32-18	32-30, 32-26	30-22	30-24	30-44	AD2 & 9	
4/2	18	32-22, 32-18	32-30, 32-26	30-21	30-23	30-46	AD2 & 10	
4/3	26	32-22, 32-18	32-30, 32-26	30-21	30-23	30-48	AD2 & 11	
4/4	34	32-24, 32-18	32-32, 32-26	30-30	30-32	30-42	AD2 & 12	
4/5	42	32-24, 32-18	32-32, 32-26	30-30	30-32	30-44	AD2 & 13	
4/6	50	32-24, 32-18	32-32, 32-26	30-29	30-31	30-46	AD2 & 14	
4/7	58	32-24, 32-18	32-32, 32-26	30-29	30-31	30-48	AD2 & 15	
4/8	3	32-22, 32-18	32-30, 32-26	30-22	30-24	30-42	AD3 & 8	
4/9	11	32-22, 32-18	32-30, 32-26	30-22	30-24	30-44	AD3 & 9	
4/10	19	32-22, 32-18	32-30, 32-26	30-21	30-23	30-46	AD3 & 10	
4/11	27	32-22, 32-18	32-30, 32-26	30-21	30-23	30-48	AD3 & 11	
4/12	35	32-24, 32-18	32-32, 32-26	30-30	30-32	30-42	AD3 & 12	
4/13	43	32-24, 32-18	32-32, 32-26	30-30	30-32	30-44	AD3 & 13	
4/14	51	32-24, 32-18	32-32, 32-26	30-29	30-31	30-46	AD3 & 14	
4/15	59	32-24, 32-18	32-32, 32-26	30-29	30-31	30-48	AD3 & 15	
5/0	4	32-22, 32-20	32-30, 32-28	30-26	30-28	30-42	AD4 & 8	

TEST 4, SCANNER ROW READOUT AND ANSWER OPERATIONS - PHASES 1 THROUGH 4* (Contd)

See footnotes at end of table

TEST 4, SCANNER ROW READOUT AND ANSWER OPERATIONS - PHASES 1 THROUGH 4* (Contd)

REPLY WORD/ BIT	ROW	ACCESS CIRCUI	T - CP (A048)	TOORE MATE	IX - CP (A037)	ASWS TRANSFORMER	PU	
	ROW	CIRCUIT 0	CIRCUIT 1	CORE 0	CORE 1	CP (A052)	ADDRESS	
5/1	12	32-22, 32-20	32-30, 32-28	30-26	30-28	30-44	AD4 & 9	
5/2	20	32-22, 32-20	32-30, 32-28	30-25	30-27	30-46	AD4 & 10	
5/3	28	32-22, 32-20	32-30, 32-28	30-25	30-27	30-48	AD4 & 11	
5/4	36	32-24, 32-20	32-32, 32-28	30-34	30-36	32-42	AD4 & 12	
5/5	44	32-24, 32-20	32-32, 32-28	30-34	30-36	32-44	AD4 & 13	
5/6	52	32-24, 32-20	32-32, 32-28	30-33	30-35	32-46	AD4 & 14	
5/7	60	32-24, 32-20	32-32, 32-28	30-33	30-35	32-48	AD4 & 15	
5/8	5	32-22, 32-20	32-30, 32-28	30-26	30-28	30-42	AD5 & 8	
5/9	13	32-22, 32-20	32-30, 32-28	30-26	30-28	30-44	AD5 & 9	
5/10	21	32-22, 32-20	32-30, 32-28	30-25	30-27	30-46	AD5 & 10	
5/11	29	32-22, 32-20	32-30, 32-28	30-25	30-27	30-48	AD5 & 11	
5/12	37	32-24, 32-20	32-32, 32-28	30-34	30-36	32-42	AD5 & 12	
5/13	45	32-24, 32-20	32-32, 32-28	30-34	30-36	32-44	AD5 & 13	
5/14	53	32-24, 32-20	32-32, 32-28	30-33	30-35	32-46	AD5 & 14	
5/15	61	32-24, 32-20	32-32, 32-28	30-33	30-35	32-48	AD5 & 15	
6/0	6	32-22, 32-20	32-30, 32-28	30-26	30-28	30-42	AD6 & 8	
6/1	14	32-22, 32-20	32-30, 32-28	30-26	30-28	30-44	AD6 & 9	
6/2	22	32-22, 32-20	32-30, 32-28	30-25	30-27	30-46	AD6 & 10	
6/3	30	32-22, 32-20	32-30, 32-28	30-25	30-27	30-48	AD6 & 11	
6/4	38	32-24, 32-20	32-32, 32-28	30-34	30-36	32-42	AD6 & 12	
6/5	46	32-24, 32-20	32-32, 32-28	30-34	30-36	32-44	AD6 & 13	
6/6	54	32-24, 32-20	32-32, 32-28	30-33	30-35	32-46	AD6 & 14	

TEST 4,	SCANNER	ROW	READOUT	AND	ANSWER	OPERATIONS	-	PHASES	1	THROUGH	4*	(Contd)
						·			-			

REPLY WORD/	no.	ACCESS CIRCUI	†CORE MATRI	X - CP (A037)	ASWS TRANSFORMER	PU	
ВІТ	ROW	CIRCUIT 0	CIRCUIT 1	CIRCUIT 1 CORE 0 CORE 1		CP (A052)	ADDRESS
6/7	62	32-24, 32-20	32-32, 32-28	30-33	30-35	32-48	AD6 & 15
6/8	7	32-22, 32-20	32-30, 32-28	30-26	30-28	30-42	AD7 & 8
6/9	15	32-22, 32-20	32-30, 32-28	30-26	30-28	30-44	AD7 & 9
6/10	23	32-22, 32-20	32-30, 32-28	30-25	30-27	30-46	AD7 & 10
6/11	31	32-22, 32-20	32-30, 32-28	30-25	30-27	30-48	AD7 & 11
6/12	39	32-24, 32-20	32-32, 32-28	30-34	30-36	32-42	AD7 & 12
6/13	47	32-24, 32-20	32-32, 32-28	30-34	30-36	32-44	AD7 & 13
6/14	55	32-24, 32-20	32-32, 32-28	30-33	30-35	32-46	AD7 & 14
6/15	63	32-24, 32-20	32-32, 32-28	30-33	30-35	32-48	AD7 & 15

* Scanner answer AN00-15 failure is associated with detector amplifier (A1350), output cable driver (A51), and test transformer (A49) as follows:

AN00-03, (0)
$$30-02$$
 (A1350) AN00-07, (0) $32-07$ (A51) $32-06$ (A49) (1) $30-10$ (A1350) (1) $32-09$ (A51) AN04-07, (0) $30-04$ (A1350) (1) $30-12$ (A1350) AN08-11, (0) $30-06$ (A1350) AN08-15, (0) $30-14$ (A1350) (1) $32-10$ (A51) AN12-15, (0) $30-08$ (A1350) (1) $30-16$ (A1350) (1) $30-16$ (A1350)

† 30-18 & 30-40 (A56) must be operational

* SUPPLEMENTARY INFORMATION HAD BEEN INHIBITED FROM BETNG PRINTED AS FOLLOWS:

- (1) CONTENTS OF STACK (10 WORDS)
- (2) PERIPHERAL MAC CONTROL BLOCK (3 WORDS)
- (3) CPD AND BUS TEST RESULTS AND CONFIGURATION (5 WORDS)
- (4) CONTENTS OF POB (70 WORDS)

ACTION LINE REPORTS TYPE OF FAILURE AS REPLY MATCH OF MASTER SCANNER

REGISTERS TO EXAMINE - CPD ENABLED

CSC - CC AND PU COMMUNICATIONS CONTROL

DE - DIAGNOSTIC ECHO

ER - ENABLE

L - LOGIC (SCANNER ANSWER)

PES - PERIPHERAL ERROR SUMMARY

RR - REPLY (CPD VERIFY ANSWER)


DATA FIELDS

AC1FR	AC1GR	AC1JR	AC1KR	AC1LR	AC1XR
AC1YR	AC1ZR	IN1BR	IN1CAR	AC1ILA	AC1SCA
AC1SDA	AC1SPA	AC1CSC	AC1INS	AC1INH	AC1SC
AC1SR	AC1INJ	AC1PES	AC1PSC	AC1DE	AC1RR
AC1ER	AC1PRM	AC1PRL	ST1LR	ST1PES	ST1PSC
ST1DE	ST1RR	ST1ER	ST1PRM	ST1PRL	STIINS
ST1CSC	STIINH	IB1ULR	IB1RFLC00	IB1RFLC01	IB1RFLC02
IB1RFLC03	IB1RFLC04	IB1RFLC05	IB1RFLC06	IB1RFLC07	

† ACTIVE CC REGISTERS ARE PREFIXED WITH 'AC1' STANDBY CC REGISTERS ARE PREFIXED WITH 'ST1'

EXAMPLE OF MS REPLY MATCH WITH ASSOCIATED REGISTERS IDENTIFIED

COMPONENTS OF CC AND PU COMMUNICATIONS CONTROL (CSC) REGISTER



PU REPLY BUS

	CSC BI	T	DII DEDI V	(BUS (PUR)
20	19	18	10 1121	1 200 (1011)
SCBC	SCBB	SCBA	ACT CC	STBY CC
0	0	0	0	1
0	1	0	0	0
0	0	1	1	0
0	1	1	1	1
1	Х	Χ	0 & 1	0 & 1

PU WRITE BUS

C	SC B	IT	ER BIT		
1	7	16	14	PU WRITE	BUS (PUW)
PBI	MB	PBMA		ACT CC	STBY CC
0	\prod	0	0	0	Х
0		0	1	1	X
1	floor	0	0	0	1
1	$oxed{oxed}$	0	1	1	0
O		1	0	1	χ
0		1	1	0	χ
1	$oldsymbol{\perp}$	1	0	Х	0
1		1	1	Х	1

REPLY BUS (CPR)

			000 (U/A)					
L	CSC BI	T	CPD REPLY	BUS (CPR)				
CDMB	CDMA	CPDB	ACT CC	STBY CC				
15	14	13	AG1 00	3101 00				
0	0	0	0	0				
0	0	1	1	1				
0	1	0	0	0				
0	1	1	1	1				
1	0	0	0	0				
1	0	1	1	1				
1	1	0	0	0				
1	1	1	1	1				

ERROR PATTERN IN REPT: F-LEVEL MESSAGE


August,

ENABLE REGISTER (ER)

CPD EXECUTE RETURN FAILURE

CPD REPLY MATCH FAILURE

CPD ASW BUS 1



COMPONENTS OF DIAGNOSTIC ECHO (DE) AND ENABLE (ER) REGISTERS

Technical

Handbook

1982

0

ASWOPU

ASWOPU

RW

INHAP INHASW PWP2 PWP1 R R R

RW

0 - CPD

15

ISCU

ISCU

14

INHAP

R18 R17

RW

2

RW

13

INHASW

R16

RW

0

R15 R14

> RW RW

6

12

PWP2

10

CPDKC

CPDKC

RW

R13

R12 R11

RW

11

PWP 1

8

APUT

APUT

RW

PU PARITY ERROR

REPLY REGISTER (RR)

RW

3

COMPONENTS OF PERIPHERAL ERROR SUMMARY (PES) AND REPLY (RR) REGISTERS

CPD ROW

8

APUB

APUB

RW

ASW ERROR PU

R10

2

REPLY MATCH FAILURE CPD/

ASW ERROR OR EXECUTE

R09

RW

R08

RW

0

R07

RW

R06

RW

R05

RW

5

R04

RW

CPD GROUP

R03

RETURN FAILURE FROM CPD

PERIPHERAL ERROR SUMMARY (PES) REGISTER

7

APEPU

APEPU

RW

6

ASWEPU

ASWEPU

RW

5

RMFCPD

RMFCPD

RW

4

ASWECPD

ASWECPD

RW

3

AP1PU

AP1PU

ASW FROM PU

REPLY BUS 1

ASW FROM PU REPLY BUS O

R02 R01

RW

RW

2

RW

2

APOPU

APOPU

ASW1PU

ASW1PU

RW

R00

0

1 - CODED

ENABLE ORDER JUST EXECUTED

R22

RW

R21

RW

5

R20 R19

RW

RW

3

CPD COLUMN

R23

R₩

16

RMEGCP

RMEGCP


R

17

RMEPU

RMEPU

R




CCINT TTY MESSAGE INDICATING PERIPHERAL UNIT (PU) FAILURE - DATA FIELD IDENTIFICATION

MAINTENANCE INTERRUPT SOURCE (MAIS) REGISTER

	CPD CPD PERF PUR PUR									INTERNAL PERIPHERAL ERROR DETECTED PROCESSOR INTERFACE BY ACTIVE CC TROUBLE											
22	PD CPD PERF PUR PUR						14	13	13 12 11 10 9 8 7 6 5 4 3 2 1										1	0	
CPD RM	D CPD PERF PUR PUR						-	PUEI PUEE PIT											-		
VERIF TEST	RM EM PERF PF MM P							-		EXTERN ERROR BY STA	DETEC.	TED	AL								


PERIPHERAL UNIT MAINTENANCE SUMMARY (PUMS) REGISTER



ERROR PATTERN IN CCINT F-LEVEL MESSAGE COMPONENTS OF MAIS AND PUMS REGISTERS

CCINT TTY MESSAGE - INDICATOR FLIP-FLOP(S), PU FAILURE SOURCE, AND TROUBLE CONDITION INDICATED

REGISTER	FLIP-FLOP / BIT	PU FAILURE SOURCE	TROUBLE CONDITION INDICATED
PUMS	ASWCPD/16 MCE/17, PCA/18, PCB/19 or PCC/20	All-seems-well (ASW) CPD	Maintenance circuits in CPD detect incorrect enable address or amplitude of access current. ASW-CPD signal is not returned to CC when bit 16 is reset to 0
PUMS	ASWS/22	ASW - scanner (S)	Maintenance circuits in scanner detect more than one row of ferrod selected and interrogate current exceeds nominal value. Failure is indicated when bit 22 is reset to 0
MAIS	CPDEM/21	CPD execute reply match	CPD returns execute pulse to CC in PUMS register bits 0 through 15. CC then compares CPD selection made by translation of F register bits 10 through 13 to CPD echo in PUMS. Failure is indicated when bit 21 is reset to 0
MAIS	CPDRM/22	CPD verify answer match	CPD enable sent to PU does not match address on verify answer bus as received by CC. Y register contents is compared to translation F register bits 14 through 22. Failure is indicated when bit 22 is reset to 0
MAIS	PERF/20	Peripheral sequencer	Peripheral sequencer enters an invalid state when internal CC checks are make. Failure is indicated when bit 20 is reset to 0
MAIS	PIT/8	Processor interface (PI)	In office equipped with PI features — generic 1E5 or later: failure of internal PT checks and source so in 3ACC processor produce report of trouble condition. When II is determined at fault by program, PIINT/PISNAP TTY message is printed; otherwise, CCINT FP TTY message contains data reporting failure
MAIS	PURMM/15 or PURPF/16	Peripheral unit parity (PUP) reply	In office equipped with peripheral unit controller (PUC) — generic 1E6 or later: Failure develops as short in scanner control to readout winding. Failure is reported that undetected false ones are received in L register on peripheral orders where scanner response is expected. Peripheral unit parity (PUP) and PUP check (PUPCHK) responses from PUC are also detected by CC for proper match on all PU responses. PUP, PUPCK, RAWPCK and IPURPF flip-flops are located in FBCF register



COMPONENTS OF F-REGISTER (FREG) ASSOCIATED WITH CPD ENABLE ADDRESS

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	-	ı	-	1	-	ı	AN15	AN14	AN13	AN12	AN11	AN10	ena	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	ANO

CPD COLUMN 0-6							C	PD RO	l 0-7			CPD GROUP 0-7									
22 2	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C6 C	C5 C4	СЗ	C2	C1	CO	R7	R6	R5	R4	R3	R2	R1	RO	G7	G6	G 5	G4	G3	G2	G1	GO

Y-REGISTER (YREG) CONTAINING CPD ECHO — GROUP, ROW AND COLUMN


22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	ı	ı	-	1	-	ı	1	1	AN35	AN34	AN33	AN32	AN31	AN30	AN29	AN28	AN27	AN26	AN25	AN24	AN23


K-REGISTER (KREG) - LONG BINARY TRANSLATOR

SCAN ROW OF PU **DURING INTERRUPT**

							,																_
22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0].
AN22	AN21	AN20	AN 19	AN18	AN17	AN16	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	ANO	de

ADDEND K-REGISTER (AKREG) - PU ORDER AFTER TRANSLATION






DIAGNOSTIC ECHO REGISTER (DER)

OK WHEN SET TO 1

SPINT TTY MESSAGE - INDICATOR FLIP-FLOPS, PU FAILURE SOURCE AND TROUBLE CONDITION INDICATED

REGISTER	FLIP-FLOP/BIT	PU FAILURE SOURCE	TROUBLE CONDITION INDICATED
	,		
DER	ASW-CPD/16, MCE/17,/PCA/18, PCB/19, or PCC/20	All-seems-well (ASW) - CPD	Maintenance circuits in CPD detect incorrect enable address or amplitude of access current. ASW — CPD signal is not returned to CC when bit is reset to 0 MCE: Matrix current excessive (0) PCB: Parity check row (0) PCA: Parity check group (0) PCB: Parity check column (0)
DER	ASW-S/22	ASW - scanner	Maintenance circuits in Scanner detect more than one row of ferrods selected and interrogate current exceeds nominal value. Failure is indicated when bit 22 is reset to zero
ESG	CPD RM/11	CPD verify answer match	CPD enable address sent to PU does not match address on verify answer bus as received by SP. Y register contents are compared to translation of F register bits 14 through 22. Failure is indicated when bit 11 is reset to zero
ESG	CPD EM/12	CPD execute reply match	CPD returns execute pulse to SP DER register bits 0 through 15. SP then compares CPD selection made by translation of F register bits 10 through 13. Failure is indicated when bit 12 is reset to zero
ESG	PER/13	Peripheral sequencer	Peripheral sequencer enters an invalid state when internal SP checks are made. Failure is indicated when 13 is reset to zero
ESG	PURMM/15 or PURPF/16	Peripheral unit parity (PUP) reply	In office equipped with peripheral unit controller (PUC) — generic 1E6 or later: failure develops as short in scanner control to readout winding. Failure is reported that undetected false ones are received in L register on peripheral orders where scanner response is expected. Peripheral unit (PU) parity (PUP) and PUP check (PUPCHK) responses from PUC are also detected by SP for proper match on all PU responses. PUP, PUPCHK, RAWPCK and IPURF flip-flops are located in special control group (SCG) 3



0	Œ
۰	
	-
•	
9	
3	

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	83
-	_	-	-	-	-	-	AN15	AN14	AN13	AN12	AN11	AN10	ANS	AN8	AN7	AN6	AN5	AN4	ANS	AN2	AN1	ANO	

L-REGISTER (LREG) CONTAINING SCANNER ANSWER RESPONSE

		CPD (COLUMN	0-6						CPD	ROW 0-	7					C	CPD GRO	JUP 0-	7			-
=								_															2 ر
22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0]
C6	C5	C4	C3	C2	C1	CO	R7	R6	R5	R4	R3	R2	R1	RO	G7	G6	G5	G4	G3	G2	G.	GO] 5

Y-REGISTER (YREG) CONTAINING CPD ECHO — GROUP, ROW, and COLUMN

1/1A ESS Handbook

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	ı	-	-		•	•	ı	-	-	AD35	AD35	AD33	AD32	AD31	AD30	AD29	AD28	AD27	AD26	AD25	AD24	AD23

K-REGISTER (KREG) — LONG BINARY TRANSLATOR

SCAN ROW AT POINT OF INTERRUPT

													<u> </u>						`			
22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AD22	AD21	AD20	AD19	AD18	AD17	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0

P-REGISTER (PREG) - SHORT BINARY TRANSLATOR

AC1XR

AC1SCA


AC1SC

AC1R3

ST1PSC

STIINS

IB1RFLC02



CROSS HATCHED RECOVERY DATA IS CONTAINED IN REGISTERS IB1RFLCOO THROUGH IB1RFLCO5 AND TB1RLC07

REGISTERS TO EXAMINE - CODED ENABLE:

CSC - CC AND PU COMMUNICATION CONTROL

PES - PERIPHERAL ERROR SUMMARY

E - PU ENABLE


PRM - P-REGISTER MOST SIGNIFICANT ADDRESS

ERROR PATTERN IN REPT: F-LEVEL CODED ENABLE MESSAGE

													ı	MODE ORMAL ORCED	= 0	<u> </u>			/ c	CTIVE CO = C1 =	-	EGISTI	ERS	
23	22	21	20	19	18	17	1	6	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	- [-	- T	- [PUBR	PUBY	PUBA	PUBO	NOR DIV	TCC	CC ACT	-	-	-	-	-	-
	PU ENABLE AND BUS SELECTION DI ENABLE DI MOTTE DI DEDIY													ELECTI	ON	<u></u>	0	: ACT	ERS T IVE C NDBY		MINE:			
	BUS SELECTION PU ENABLE PU WRITE PU REPLY												REPLY											
					12	11	10	9	ACT	STBY	ACT	STBY	ACT	STBY										
					0	0	0	0	0	1	0	1	0	1										
					0	0	1	0	1	0	1	0	1	0										
					0	1	0	0	0	*	0	*	0	0										
					0	1	1	0	1	*	1	*	1	1										
					0	0	0	1	0&1	*	0&1	*	0	1										
					0	0	1	1	0&1	*	0&1	*	1	0										
					0	1	0	1	0&1	*	0&1	*	0	0										
					0	1	1	1_	0&1	*	0&1	*	1	1										
					1	_	_	_	0&1	*	0&1	*	0&1	0&1										
					* N	OT U	SED																	

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	•	APE PU	REM CGP	REM EPU	-	-	-	-	-	-	-	APE PU	ASW EPU	-	-	AP1 PU	APO PU	AS₩ 1PU	ASW OPU
				17	16	15 6	PARITY	FRROR								PARIT ERROR	Y ASW ERR		, /		ى	\sum	, <i>,</i>
				1	0		AILURE	كال كالرياض	-								3	2	FAILU	RE	1	0	CONTR
				 	0	1 N	ORMAL	PU OR	DER								0	1	BUS O		0	1	0
				10	11	0 0	CP ORD	ER									1	0	BUS 1		1	0	1

PERIPHERAL ERROR SUMMARY (PES) REGISTER



ENABLE (E) REGISTER

IBIRFLCO1 REGISTER - PU STATUS

BIT	INDICATION WHEN SET TO 1
0	Maintenance access
1	Receive on bus 0 or 1
2	Send on bus 0
3	Send on bus 1
7	Diagnostic requested
8	Removed from service via TTY
12	Unit out-of-service
16	Cannot receive on bus 0
17	Cannot send on bus 0
18	Cannot receive on bus 1
19	Cannot send on bus 1
20-23	Maintenance state

IBIRFLCO1 REGISTER - PU MAINTENANCE STATE

23	22	21	20	CONDITION REPORTED
0	0	0	0	Normal
0	0	0	1	Diagnostic state
G	0	1	0	Exercise state
0	0	1	1	Fault recognition - error analysis
0	1	0	0	Controller removed - listen state
0	1	0	1	Controller OS - unequipped
0	1	1	0	Seized for diagnostic
0	1	1	1	Controller OS - growth
1	0	0	1	Diagnostic failed
1	1	0	0	Unit not restored in a phase
1	1	1	0	Unit failed to be restored

IB1RFLC05 REGISTER - PU ERROR SOURCE

BIT	INDICATION WHEN SET TO 1
0	CC-0
1	CC-1
2	Controller 0
3	Controller 1
4	PU bus 0
5	PU bus 1
6	Bus 0 at unit
7	Bus 1 at unit
8	Unit removed; diagnostic requested
9	Unit removed; no diagnostic request
10	Fault recognition could not find fault
11	Software error
12	Transient error

Issue 1 NO. 1/1A ESS August, 1982 Technical Aids Handbook

Section 5 MINITURIZED UNIVERSAL TRUNK (MUT)

(J1A084A) CONTENTS

<u>Subject</u>	Page
Universal Signal Distributor:	
F, S, and T Point Layout	1
Octal Order Layout	1
Universal Trunk Scanner:	
F, S, and T Point Layout	2
Octal Order Layout	2
Layout to Display Scan Points at MCC	2
Circuit Pack Function, Type, and Location	3
MUT Frame	2 2 2 3 5 6 7 8
Rear Terminal Strip in MUT	6
Peripheral BUS Connectorized Cable Location	7
Enable and Sync Diagnostic Points	
F, S, and T Diagnostic Points	9
Signal Distributor Diagnostic BUS -	
FST Points, Miscellaneous Points	10
Scanner Block Diagram (Contr 0) MUT	11
MUT (Even), Controller 0, Normal Order,	
(Bay 0) for Universal Trunk	12
Controller 0, Even MUT First and Second	10
Stage Triac	13
MUT (Even), Controller O, Normal Order, External Point Selection	1.4
	14
PUAB Bits, Row, DR Lead, and SEL Lead Matrix (Controllers 0 and 1)	1 =
PUAB To MUT Circuit Location	15 16
Circuit Pack Locations, First and Second	10
Stage Triac Selection (FS5, FS6, FS10, FS11)	17
HMP to "H" and "V" Leads	18
External SSD Point Terminal Strip Location	19
Triac SSD Point Numbers, CMT, MUT	20
USD, JSD Point Numbers	20 24
Conversion of Physical Location to	41
External Point Number	25
External Point Locations	26
Scanner Controller 0 and 1 - Ferrod Matrix	20
Circuit MUT Frame	28
Trunk/Service Circuit Physical Location and	
Relay Function - Example of Determining	29
Signal Ditributor Error Patterns	30

Subject	Page
Triac Signal Distributor Error Patterns	31
Repetitive Orders to Operate and Release A and C	
Relays on TAT 1 - Example of	32
NET-ONE Order with Varibles Identified	33
PU Translator and Enable Route	33
Waveforms at PUL (218) FB593 - Normal Operate	
and Release	34
Peripheral BUS CKT 0 and 1 to Buffer and	
Maintenance CKT Failures	35
Circuit Pack Type Replacements	36
MUT Signal Distributor - Scan Point, CP Type	36
Scan Point Trouble Source Indication	37
SD Controller Modes (Phase 6, Word 2)	37
Triac Selection Failures	37
Pulser Detector Failures	37
Scanner Error Patterns	38
Troubleshooting Triac Signal Distributor	39
Triac Signal Distributor Timing Sequence	40
Pulser Waveforms, FB593 (Term. 218) - Fault	
Conditions	41
Triac Gate Selection Waveforms	44

Supporting Documentation

SD-1A338

CD-1A338

TLM-1A338

ED-1A342-11

PK-1A027 Scanner Raw Data Doc

PK-1A028 Remreed NTWK Raw Data Doc

BSP 820-120-151

TOP 231-050-002

				CONTROLLER SCAN POINTS
	F	S	T	CONDITION
0	0	0	0	IDLE
	0	0	ı	QUAR
2	0	١	0	
3	0	ı	1	TPAQ
4	-	0	0	ENABLED
5	ı	0	1	
6	1	Ī	0	TPA
7	1			POWER OFF

OCTAL ORDER LAYOUT - UNIVERSAL SIGNAL DISTRIBUTOR

22	1 1	10	9	8	5	4	3	2	1	0
	\neg	OPR	BAY	HMP-1		1	J F	CKT	REL	AY

OPR = 0OPERATE RELEASE

	ſ <u>`</u>			CONTROLLER SCAN POINTS
	F	S	T	CONDITION
0	0	0	0	POWER ON (OLD)
1	0	0	I	
2	0	ı	0	
3	0	ı	1	POWER ON (NEW)
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	ı	ı	1	POWER OFF

OCTAL ORDER LAYOUT - UNIVERSAL TRUNK SCANNER

22	10	9	7	6	4	3	0
		MST	SIG ROW	LST	SIG ROW		

LAYOUT TO DISPLAY SCAN POINTS AT MASTER CONTROL CENTER

UNIVERSAL TRUNK SCANNER ROW

CODE = 001

22 21	20 1	×ι	17 1	6	15 10	9	8	5	4	3	2	1	0
	CODE				FRAME NUMBER	BAY	HMP-1			۷F	CKT	PORT	

MINIATURIZED UNIVERSAL SD 1A338-02

TRUNK FRAME

CIRCUIT PACK FUNCTION, TYPE AND LOCATION

TYPE	CIRCUIT PACK FUNCTION	FS	CIRCUIT O	CIRCUIT 1
FA775 (CONT)	Controller, Register and Translator	13	076-29	176-29
FA776 or FA1776	Scanner Answer Bus Register (SA)	1	080-40	180-40
FA1201	Enable, Buffer Reg, TRNSL and DISCR	2	*80-17	*80-20
FA1202	Buffer Reg, MTCE, and Diagnostic Circuit	2 2	*80-18	*80-19
FB288	Interrogate Current Drivers	13	076-37	176-37
FB289B (TB)	Scanner Timing	13	076-35	176-35
FB591 ` ´	Miscellaneous Circuit	3	*76-09	*76-21
FB592	Timing and Differentiating Circuit	3 3	*80-16	*80-21
FB593	Pulse and Detector Circuit	3	*76-08	*76-23
FC12 (CRO)	Cable Receiver - PU Bits 0 - 7	1	080-34	180-34
FC12 (CR1)	Cable Receiver - PU Bits 8 - 15	1	080-35	180-35
FC12 (CR2)	Cable Receiver - PU Bits 16 - 23	1	080-36	180-36
FC12 (CR3)	Cable Receiver - PU Bits 24 - 27, 36	1	080-38	180-38
FC12 (CR4)	Cable Receiver - PU Enable from CPD	1	080-39	180-39
FC13 (CDO)	Cable Driver - PU Enable Verify to CPD	1	080-41	180-41
FC13 (CD1)	Cable Driver - Scanner Answer	1	080-42	180-42
FC13 (CD2)	Cable Driver - Scanner Answer	1	080-43	180-43
FC135 (SDO)	Scanner Detector	15	076-41	176-41
FC135 (SD1)	Scanner Detector	15	076-39	176-39
FC300	Interface Ckt	4	*76-14	*76-16
FC301	TRIAC Selection Circuit	5	*76-13	* 76-18
FC302	First Stage TRIAC CKT - Normal (NFST)	5	*76-10	*76-20
FC302	First Stage TRIAC CKT - Quarantine (QFST)	5	*76-11	*76- 19
FC330 (IMO)	Interrogate Matrix	. 13	076-34	176-34
FC330 (IM1)	Interrogate Matrix	13	076-33	176-33
EC330 (IM2)	Interrogate Matrix	13	076-32	176-32
FC330 (IM3)	Interrogate Matrix	13	076-31	176-31

^{* -} Bay 0 and 1


CIRCUIT PACK FUNCTION, TYPE AND LOCATION


TYPE	CIRCUIT	PACK FUNCTION	FS	CIRCUIT O	CIRCUIT 1
MG002 Se	cond Stage TRIAC	SEL & TRIAC CKT (OT24)	6	*14-17A	*14-27C
	cond Stage TRIAC		6	*22-17A	*22-27C
	cond Stage TRIAC	: : : : :	6	*30-17A	*30-27C
	-	SEL & TRIAC CKT (3T24)	6	*38-17A	*38-27C
	•	SEL & TRIAC CKT (4T24)	6	*46-17A	*46-27C
	. •	SEL & TRIAC CKT (5T24)	6	*54-17A	*54-27C
	cond Stage TRIAC		6	*64-17A	*64-27C
	J	SEL & TRIAC CKT (7T24)	6	*72-17A	*72-27C
	cond Stage TRIAC		6	*10-17A	*10-27C
	cond Stage TRIAC	1 1	6	*18-17A	*18-27C
	cond Stage TRIAC	1 1	6	*26-17A	*26-27C
	cond Stage TRIAC		6	*34-17A	*34-27C
	cond Stage TRIAC	1 f	6	*42-17A	*42-27C
	cond Stage TRIAC		6	*50-17A	*50-2 7 C
	cond Stage TRIAC	1	6	*60-17A	*60-27C
	cond Stage TRIAC		6	*68-17A	*68-27C

^{* -} Bay 0 and 1

SD 1A338-02

MUT FRAME J1A084A





PERIPHERAL BUS

LOCATION

Aids

1/14 Handbook

BAY 0

BITS

00-07

08-15

BAY 0

BITS

00-07

08 - 15

16-23

24-31

32-37

ASW

ANSWER BUS CABLES

ADDRESS BUS CABLES

IN

080-42-310

080-43-310

080-44-310

IN

080-34-310

080-35-310

080-36-310

080-31-310

080-31-300

MINIATURIZED UNIVERSAL TRUNK FRAME

BUS 0

OUT

080-42-110

080-43-110

080-44-110

BUS 0

OUT

080-34-110

080-35-110

080-36-110

080-31-110

080-31-100

BAY 1

BITS

00-07

08 - 15

BAY 1

BITS

00-07

08 - 15

16-23

24-31

ASW

ANSWER BUS CABLES

ADDRESS BUS CABLES

IN

180-42-310

180-43-310

180-44-310

IN

180-34-310

180-35-310

180-36-310

180-31-310

180-31-300

BUS 1

OUT

180-42-110

180-43-110

180-44-110

BUS 1

OUT

180-34-110

180-35-110

180-36-110

180-31-110

180-31-100

ENABLE AND SYNC POINT LOCATION

ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
00P	080-41-101	BL1W	080-39-308	SC	0
00N	-001	BL2W		SC	0
11P	-102	OR1W	180-39-307	SC	0
11N	-002	OR2W		SC	0
00P	-103	GR1W	080-39-306	RSD	0
OON	-003	GR2W		RSD	0
11P	-104	BR1W	180-39-305	RSD	0
11N	-004	BR2W		RSD	0
00P	-105	SL1W	080-39-304	LSD	0
00N	-005	SL2W		LSD	0
11P	-106	BL1R	180-39-303	LSD	0
11N	-006	BL2R		LSD	0
00P					
OON					
11P					
11N					

ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
01P	180-41-101	BL1W	180-39-308	SC	1
01N	-001	BL2W		SC	1
10P	-102	OR1W	080-39-307	SC	1
10N	-002	OR2W		SC	1
01P	-103	GR1W	180-39-306	RSD	1
01N	-003	GR2W		RSD	1
10P	-104	BR1W	080-39-305	RSD	ī
10N	-004	BR2W		RSD	1
01P	-105	SL1W	180-39-304	LSD	1
01N	-005	SL2W		LSD	1
10P	-106	BL1R	080-39-303	LSD	ī
10N	-006	BL2R		LSD	1
					_

T DIAGNOSTIC POINTS

		MU'	T ·		SSD - JCT SSD	CMT			
	IN	OUT	IN	OUT		IN	OUT		
	080-11	080-12	180-12	180-11	MISC	080-03	080-62	080-63	180-03
AR	216	216	216	216	050	201	201		
ARM	215	215	215	215	060	001	001		
BR	214	214	214	214	051	202	202		
BRM	213	213	213	213	061	002	002		
DR	212	212	212	212	052	203	203		
DRM	211	211	211	211	062	003	003		
DF	206	206	206	206	054	205	205		
DFM	205	205	205	205	064	005	005		
AP	208	208	208	208	053	204	204		
APM	207	207	207	207	063	004	004		
FO	204		 	204	032	206/212			206
FOM	203			203	042	006/012			206 006
S0	202			202	033	207			207
SOM	201			201	043	007			007
TO	018			018	034	208			208
TOM	017			017	044	800			008
F1	016			016	035	/213			201
F1M	015			015	045	/013			001
S1	014			014	036	7013			202
SIM	013			013	046				002
T1	012		 	012	037				203
TlM	011			011	047				003
SC003 SC013	217		***************************************				006 007		
SC00 SC10	218						206 207		

FOR 355A TS

FOR 288 MISC TS

FOR 355A TS

Handbook

80-11 MUT 218 SC00 018 SC03 T0 AR TOM ARM F1 BR F1M BRM S1 DR S1M OR DIAGNOSTIC MISC POINTS DRM T1 211 T1M ΑP 011 A PM DF DFM FΟ BUS FOM

BUS

DIAGNOSTIC


S 0

201


001

355 TS

SOM





288 TS




SCANNER BLOCK DIAGRAM (CONTROLLER 0) MUT

......







MUT (EVEN), CONTROLLER 0, NORMAL ORDER FOR EXTERNAL POINT SELECTION

PUAB BITS, ROW, DR LEAD AND SEL LEAD MATRIX (CONTROLLERS 0 AND 1)

r =	0	1	2	3		
PUAB BITS		R				
8	0	1	2	3		00
9	8	9	10	11]	01
10	16	17	18	19	ga	02
11	24	25	26	27	₹	03
12	32	33	34	35	DRXX A/B	04
13	40	41	42	43	ă	05
14	48	49	50	51]	06
15	56	57	58	59	l	07
		0/I S	EL X.			

	4	5	6	7	_	
		RC)W			
	4	5	6	7		08
[1:	2	13	14	15		09
2	0	21	22	23	<u>,</u>	10
2	В	29	30	31	À	11
3	6	37	38	39	DRXX A/B	12
4	4	45	46	47	<u> </u>	13
5	2	53	54	55		14
6	0	61	62	63		15
		0/I SE	EL X.			
	0	1	2	3]	

NOTE: DRXXA DESIGNATIONS = CONTROLLER 0 DRXXB DESIGNATIONS = CONTROLLER 1

THE CHART SHOWS...

- PUAB BITS TO ROW SELECTION
- DR LEAD SELECTION (SD1A338 B13AA, B13AB)
- SEL LEAD SELECTION (SD1A338 B13AA, B13AB)

CIRCUIT PACK LOCATIONS, FIRST STAGE TRIAC SELECTION FS5 AND FS10

> HORMAL MODE CP LOCATIONS

QUARANTINE MODE CP LOCATIONS

MUT (EVEN)	HMPs	MUT	(ODD)
CONTROLLER 0	CONTROLLER 1		CONTROLLER 0	CONTROLLER 1
BAY 0	BAY 2	116	BAY 0	BAY 2
076-13, 076-10	076-18, 076-20		176-13, 176-10	176-18, 176-20
(FC 301), (FC 302)	(FC 301), (FC 302)		(FC 301), (FC 302)	(FC 301), (FC 302)
BAY 2	BAY 0	1-16	BAY 2	BAY 0
076-13, 076-11	076-18, 076-19		176-13, 176-11	176-18, 176-19
(FC 301), (FC 302)	(FC 301), (FC 302)		(FC 301), (FC 302)	(FC 301), (FC 302)


CIRCUIT PACK LOCATIONS SECOND STAGE TRIAC SELECTION FS6 AND FS11

HMP NO.	(MG002)* (MG003)**	(EVEN) (MG003)	(MG002)* (MG003)**	ODD) (WC003)
	BAY 0	BAY 2	BAY 0	BAY 2
16, 15	072-17, 068-17	072-27, 068-27	172-17, 168-17	172-27, 168-27
14, 13	064-17, 060-17	064-27, 060-27	164-17, 160-17	164-27, 160-27
12, 11	054-17, 050-17	054-27, 050-27	154-17, 150-17	154-27, 150-27
10, 9	046-17, 042-17	046-27, 042-27	146-17, 142-17	146-27, 142-27
8, 7	038-17, 034-17	038-27, 034-27	_138=17, 134=17	138-27, 134-27
6, 5	030-17, 026-17	030-27, 026-27	130-17, 126-17	130-27, 126-27
4, 3	022-17, 018-17	022-27, 018-27	122-17, 118-17	122-27, 118-17
2, 1	014-17, 010-17	014-27, 010-27	114-17, 110-17	114-27, 110-27


[&]quot; MG002-8 LDs 'A' MLRs CKT 0 ON 2 HMPs AND 16 LDs EXTERNAL POINTS

^{**} MG003-40 LDs 'A' MLRs CKT 1, "B" AND "C" MLRs CKTs 0 & 1 ON 2 HMPs

PUAB TO (MINIATURIZED) UNIVERSAL TRUNK CIRCUIT LOCATION







	SELECT FSS AN	LEAD	5 -								SECOND ST	AGE TR			EADS				_
FS5 EVEN	UT FS10 ODD	0	AY	2	HORZ NO	HMP NO:		FS11 ODD	B.	AY 2	HORZ.	o c	KT 1	0	1	/F 2	3	MLR	
Ŀ	R	0	Τ	1	PU7	16	L	R	0	1	7R	0	1	1	5	6	7	A, B, OR (<u>-</u>
1	🕈	•				15	1	1	1	1		1	1	0	1	2	3	1 🕈	
					PU6	14					7.0	1	1	4	5	6	7	1	
						13]				6R			0	1	2	3	1	
					PU5	12					5R			4	5	6	,	1	
						11]]]]		0	1	2	3]	
					PU4	10	4				4R			4	5	6	,]	
					-	9 .	1							0	1	2	3]	
					PU3	8	4				3R			4	5	6	7]	
						7	4					1		0	1	2	3	1 1	
					PU2	6	4				2R			4	5	6	7		
						5	4							0	1	2	3		
					PUI	4	4				1R			4	5	•	,		
				1 }		3	4					4		0	1	2	3		
•	*	•		•	PUO	2	-	•	•	•	OR	+	♦	4	5	6	7	↓	
_ L	R	0	1	1		1	L	R	0	1	i	0	1	0	1	2	3	A, B, OR C	

нир			٧	F	
MIL		0	1	2	3
	"H" LD.		v	LĐ.	
16	,	1	5	6	7
15	L_'	0	1	2	3
14		4	5	6	7
13	<u> </u>	0	1	2	3
12	5	4	5	٥	7
- 31		٥	1	2	3
10		4	5	٠	7
(,)		0	-	2	,
	3	4	5	4	7
,	L	0	-	2	3
	,	4	5	6	,
5		0	1	2_	3
4	,	4	5	٥	,
3		0	_	2	3
2		4	5	6	1
1	Ι "	۰	1	2	1

HMP TO "H" AND "V" LEADS

EXTERNAL SSD POINT TERMINAL STRIP LOCATION

_									•
PCH									
TS	77	01 8	01 12	01 16	7 7 7	7† 8	44 12	44 16	A(255 myrr) mg LOCATION
355	22-01 HMP 4	38-01 HMP 8	54-01 HMP 12	72-01 HMP 1	22-44 HMP 4	38-44 HMP 8	54-44 HMP 12	72-44 HMP 16	(355 TYPE) TS LOCATION
201	000	032	064	096	128	160	192	224	1
203	001	033	065	097	129	161	193	225	
205	002	034	066	098	130	162	194	226	
207	003	035	067	099	131	163	195	227	
211	004	036	068	100	132	164	196	228	1
213	005	037	069	101	133	165	197	229	
215	006	038	070	102	134	166	198	230	218 +
217	007	039	071	103	135	167	199	231] + + 018
202	800	040	072	104	136	168	200	232] + +
204	009	041	073	105	137	169	201	233]
206	010	042	074	106	138	170	202	234] ++
208	011	043	075	107	139	171	203	235] ++
212	012	044	076	108	140	172	204	236] + +
214	013	045	077	109	141	173	205	237	211 + +
216	014	046	078	110	142	174	206	238	208 + + 011
218	015	047	079	111	143	175	207	239	+ + 008
001	016	048	080	112	144	176	208	240]
003	017	049	081	113	145	177	209	241] + +
005	018	050	082	114	146	178	210	242]
007	019	051	083	115	147	179	211	243] + +
011	020	052	084	116	148	180	212	244] + +
013	021	053	085	117	149	181	213	245	201 + +
015	022	054	086	118	150	182	214	246	+ 001
017	023	055	087	119	151	183	215	247] ""
002	024	056	088	120	152	184	216	248	1
004	025	057	089	121	153	185	217	249	
006	026	.058	090	122	154	186	218	250	FRONT VIEW
800	027	059	091	123	155	187	219	251	355 TYPE TS
012	028	060	092	124	156	188	220	252	333 111 15
014	029	061	093	125	157	189	221	253	
016	030	062	094	126	158	190	222	254	
018	031	063	095	127	159	191	223	255]
			SD	POINT	S				

MG 2 PACK LOC	ATIONS
POINTS	MTG PLATE
000-015,128-143	14
016-031,144-159	22
032-047,160-175	30
048-063,176-191	38
064-079,192-207	46
080-095,208-223	54
096-111,224-239	64
112-127,240-255	72

H		FIE	O Decorat	8 0									TR	1A	0 3	SSD	Р	ΟI	NT	Ni	JME	BER	S,	CI	MT.	, l	IUT	•								
F		ō	N	0	l] 2	2	I	2			7	9	9	10	11	12	[13] 14	15	15	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	71	٦	0	0	1	1 7	T3		1 5		9 [7	£	9	10	11	12	[13	10	15	16	17	18	19	20	21	22	23	24	2 5	26	27	28	29	30	31
			1											41		Sec.	100	J	1	i	48	43	1	}	52	53	54	55	56	57	58	59	60	61	62	63
		1	2												5.	75	1	8 .	76	£	i .	ė.	5	ł		85	Į .	87	88	i	90	91	92	93	94	95
	1	┙	3	96	97	188	99	110	0 (: 0		07 j	03	194	105	105	107	108	169	1110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
			gaman,	grown	Persona IX	ngarer :	-ce-ra-		Service Services	r report	takit s	*********	N ASS STREET	(2000) Miller	padwiniana.	وبدا شد دوانتگان	مدرجوب دوري	granhana,-		L ONTHUM	Stationa (SS) 400	ger» ramo	***************************************			,										
1		Ì	0													139														153		155	156	\vdash	158	
		1	1	160	161 	15	31 K	3/ 10	4 16		15	167	153	169	170	171	172	173	174														188	189	190	191
1		-														203												215					220		222	223
4	11		3	224	27	4273	22	1/22	3 <u>1</u> 72	9/2	301 I	201 <u>j</u>	232	233	234	235	236	237	238	239	260	241	262	243	244	245	246	247	248	249	250	25 !	252	253	254	255
0		_	-		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1	emaria.	r r- manure				-				,	·	····	·	·		,	· · · · · · · · · · · · · · · · · · ·		,				,		,			, — ,		
	\parallel		H	256	257	258	25H	761	0] 26 3	1/2	32/2	33	264	265	206	267																283	_	_	286	_
	\parallel	2	H												298				302									311	_		 -	-	316	1	318	_
			14										328			331												343						349	\vdash	—
	L	_	3	332	300	1354	355	350	1 35	1 3	501	1513	350 }	361	362	363	364	365	1 365	367	358	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383
	-		rae se	- Carrier of		general section		· •	.,	-7	e nyer			V	~~	in the second second		(MONEY LOS	,	······································		,,	·						, ,				,			
			0	38 4	385	386	357	386	38	13	10) 3	91	392	393	394				098						404		406	407				_	412	413	414	415
	:	3	2	DV NOTO CO		TAX D		tower.	10 mm -	with the same	nu shan		contact service	www.	423	en responsable contract			438								438				442	-		445	-	_
			4													459	-			-								471						477		_
_	JL	الـ	3	450	451	462	483	1454	ij 40.	ij M	GH.	7	4881	489	490	491	492	433	194	49.	496	497	498	499	500	501 j	502	503	504	505	506	507	508	509	510	511

•	
Ţ	
echnic	
ħ.	
col	
ᆫ	
_	
3 :	_
₩.	8
đ	C
•	•
-	
Ŧ	•
3	
Ď.	,
дьоо	_
0	ſ
0	•

H		F I E L	Q VADRANT	R O W																															
F		Ď	٦	0	1	2	. 3	4	5	6	1	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
T	٦١	\sqcap	0	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	53 3	534	535	536	537	538	539	540	541	542	543
İ	П	0			545						_		553	554	555	556	557	558		560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	975
1	П		2	576	577	578	579	580	58 i	582	583	584	585	585	587	568	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	€05	536	507
			3	608	609	610	611	612	613	614	615	616	617	618	619	629	621	622	623	624	625	626	527	628	629	630	631	632	633	634	635	636	637	638	639
	Ш		0	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	686	867	669	669	670	671
1	П			672	673	674	675	676	677	678	679	680	681	682	883	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	783
1	П	ľ	2	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	7 20	721	722	723	724	725	726	727	7 28	729	730	731	732	733	734	735
1	Ш	Ш	3	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767
ļı																																			
1	Ш		0	768	769	770	771	172	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	7 88	789	790	791	792	793	794	795	796	797	798	793
	Ш	2		800	80 l	802	903	804	805	806	807	808	809	810	-			814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	9 29	830	931
1	Ш	•	2	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	188	862	863
1	Ш		3	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	867	888	889	690	891	892	893	894	895
١	Ш		0	896	897	898	899	900	901	902	903	904	905	906	907		_	-	911	_			_	_		918	919	-	921						
	Ш	3	凵	928	_			_					937	938			-	942			945	\vdash	-			950	951					_		958	_
	Ш	1	2	960										970	971	972		974		976			979		981	982		984	985		987			930	
L	Ш		3	982	993	994	995	996	997	998	999	1000	1001	1002	1003	1034	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1018	1017	1018	1019	1020	1021	1022	10 23

TRIAC SSD POINT NUMBERS, CMT, MUT

		"H"	-						FVE	N "H	SELI	ECT						-							000	H	SELF	CT						<u> </u>
I	F	E								A 2	ELEC	1 *															ELEC	T •						
-	Ę	E	0		1		_ ;	?	:	3	4		:		4	•	7	'		0	-)	2			1	4	1	!	3	- 6	١ .		7
	6	C								-																								
1		0, 1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17.	18	19	20	21	22	23	24	25	26	27	28	29	30)
l		2, 3	32	33	и	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	50	59	40	63	62	
-	٥	4, 5	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	N	,
1		6,7	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	12
1																																		
									,										г	T						T			T			1		۲.,
		0, 1	128	129	130	131	132	133	134		136	137	138		140	141	142	143	144	145	146	147	148	149	150	151	152	153	-	155	156	 	158	┿
l	,	2, 3	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	<u> </u>	<u> </u>	177	178	179	180	181	182	183	184	185	186	187	188	+	190	119
1		4, 5	192	193	194	195	196	197	198	199	200	201	202	203	-	205	206			209	210	211	212	213	214	215	216	217	218	219	220	+	2222	222
		6.7	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	25
ĺ																																		
ļ	\Box	0	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	21
l	ĺ	2.3	288	289	290		292	293	294	-	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	31
-	2	4.5	320	321	322	323	324	325	326		328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	35
		6.7	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	м
-		لنتا				,,,,	,,,,	1	1 330									ш	1	1	<u> </u>							L	L					
ŧ																																		
		0 1	38.5	381	386	387	388	380	390	321	392	393	394	395	39t	397	398	399	400	401	402	403	404	405	406	407	408	409	410	431	412	413	414	4
		2, 3	416	417	418	419	426	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	+	+
i	1	4.5	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	4
		6.7]		i		510	5

TEST MLR PTS


<u></u>	10	_	•	1		I m	T	1.		•	_	l'm	8	1	<u></u>	1_	r	Ι	1	
3	3	ŝ	5		5	ă	ž	2		£	3	3	ŝ		í.	ř	\$	202		1
ž	3	3	3		ę,	ã	ž	ž		₹	830	3	ž		2.	\$	*	201	-	1
Ā	3	ş	3		3	5	2	ş		797	829	3	893		425	3	ŝ			
3	8	ই	3		3	700	27.	73/		796	828	98	26		424	*	\$			Ţ
3	2	ĝ	3		667	\$	Ē	ž		795	157	\$	66		123	ş	8			IFST ALR PTS
3	ž	ĝ	3		3	\$	ž	3		76	8	858	8		455	ž	ğ			Ī
ŝ	Ř	ş	ş		\$ 9	69	۶.	\$		793	≨	€	688		126	3	€			
*	3	8	289		3	8	%	99/		792	28	%	888		026	452	384			
â	ЭŘ	ž	130		3	ş	121	759		791	823	3 2€	887		616	2	8			
₹	₹	≈	630		799	969	%	\$		790	122	85. E	886		818	98	286			
æ	ŝ	297	629		93	3	725	757		789	123	853	885		2	646	8		İ	
255	3	965	829		98	269	724	¥		788	820	852	788		=	3	980			
188	ŝ	\$65	129		659	691	123	755		787	819	851	883		5:	7	979			
530	¾	884	929		8 28	969	111	3.		786	8.8	986	882		5	9	978			
\$29	38	593	\$29		657	689	121	753		785	817	849	188		=	3	477			
828	3	265	624		656	688	720	752		784	816	848	880		615	3	976			
527	\$59	183	623		655	687	719	15.		783	815	847	879		Ē	943	\$7.5			
\$26	558	290	622		654	989	718	756	ĺ	787	814	846	878		0.6	286	3.4			
53	557	589	621		653	685	111	749		- *	813	845	877		ş	176	973			
\$24	ž	888	620		652	684	716	748	!	780	812	844	876		80	940	67.5			
523	555	287	619		651	683	715	147		779	1.8	843	875		26,	636	97.			
522	554	586	618		989	682	714	746	ĺ	8//	918	842	874		క్ట	938	970			
123	553	585	617		649	-89	713	745	ĺ	111	9	3	873		\$00	937	969			
520	252	284	616		648	680	712	744	ľ	1,16	ğ	940	872		ğ	936	88		ĺ	
510	155	583	615		647	679	711	743		7.5	80,	839	871		903	935	28/			
518	35	283	919		646	678	7.0	742		7,4	2	838	870		206	934	36			
217	3	185	613		645	677	709	741		17	90	ŝ	869		0	933	\$65			
516	ž	SB 0	612		644	676	85	740		"	ğ	ž	88		906	932	964			
51.5	3	579	611		643	675	707	739		Ē	803	833	1967		88	186	863			
3.5	3	578	910		299	674	ş	738	ľ	5,	208	2	3		868	930	962			
513	Ş	57.7	609		79	673	705	737	ľ	769	08	833	865		897	626	\$			
215	3	576	909		079	672	70	736		768	900	832	36.		%	826	0%			
<u> </u>							آبي	_	ľ	_1							٦			
_	7	•	•		ə	~	7	. 9	l	٥	~	•	•		<u>-</u>	~	\$,		
	•	>				-			[•	•				_	•			
Г																		\neg		

* EACH "V" SELECT CHOOSES AN ODD AND EVEN NUMBERED POINT. BIT 18 = 1 CHOOSE EVEN POINT NUMBER BIT 19 = 1 CHOOSE ODD POINT NUMBER


USD, JSD POINT NUMBERS

HALF		エーモー		QUADRA	ROW																			·						•					•	
				N T	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0	11	ᅱ		0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	$\ $	3	Ĺ	1	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
		,		2	64	65	66	67	58	69	70	71	72	73	74	75	76	77	78	79	80	.81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
				3	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
	٦T		١ſ	0	128	129	130	131	132	133	134	135	136	137	138	139	140	141	1142	143	144	145	146	147	148	147	150	151	152	153	154	155	156	157	158	159
1			-	1			162		٠						L		-		-		-					-			\vdash					189		
		3	十	2	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
				3	224	225	226	227	228	229	230	231	2 3 2	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

CONVERSION OF PHYSICAL LOCATION TO EXTERNAL POINT NUMBER




EXTERNAL POINT LOCATIONS



		V V V				V V V	FROM P	RECEDING PAGE
	В	AY Ø				BAY 2		
EXT POINTS	MG002	Н	MG 003	HMP	MG Ø Ø 2	Н	MGØ03	EXT POINTS
112-127	72-17	7	68-17	16,15	72-27	7	68-27	240-255
96-111	64-17	6	60-17	14,13	64-27	6	60-27	224-239
80-95	54-17	5	50-17	12,11	54-27	5	50-27	208-223
64-79	46-17	4	42-17	10, 9	46-27	4	42-27	192-207
48-63	38-17	3	34-17	8, 7	38-27	3	34-27	176-191
32-47	30-17	2	26-17	6, 5	30-27	2	26-27	160-175
16-31	22-17	1	18-17	4, 3	22-27	1	18-27	144-159
00-15	14-17	Ø	10-17	2, 1	14-27	0	10:27	128-143

HMP NO. ROWS 15- 16, 15 30, 28 072- 14, 13 26, 24 064-	MG001s—	—— BAY 0 ———————————————————————————————————	ROWS	BAY 0 —— MG001s — FERRODS—	(000)	- BAY 0
HMP NO. ROWS 15- 16, 15 30, 28 072- 14, 13 26, 24 064-	MG001s—	/ MG001s	Pune	MG001s — FERRODS—		MG001s
HMP NO. ROWS 15- 16, 15 30, 28 072- 14, 13 26, 24 064-	ERRODS—	,— FERRODS—	DURC	FERRODS—	2010	FERRODS-
HMP NO. ROWS 15- 16, 15 30, 28 072- 14, 13 26, 24 064-	`\	•	DUTE	'	, no	•
NO. ROWS 15- 16, 15 30, 28 072- 14, 13 26, 24 064-	8 7-0 ROWS	15-8 7-0	DUNG			
14, 13 26, 24 064-0			NOMO	15-8 7-0	ROWS	15-8 7-0
10, 9 18, 16 046-6 8, 7 14, 12 038-6 6, 5 10, 8 030-6 4, 3 6, 4 022-6	09, 068-09 62, 60 09, 060-09 58, 50 09, 050-09 54, 50 09, 042-09 50, 46, 40 09, 034-08 46, 40 09, 026-09 42, 40 09, 018-09 38, 30 09, 010-09 34, 3	66 064-36, 060-36 62 054-36, 050-36 88 046-36, 042-36 44 038-36, 034-36 00 030-36, 026-36 86 022-36, 018-36	31, 29 27, 25 23, 21 19, 17 15, 13 11, 9 7, 5 3, 1	172-09, 168-09 164-09, 160-09 154-09, 150-09 146-09, 142-09 138-09, 134-09 130-09, 126-09 122-09, 118-09 114-09, 110-09	59, 57 55, 53 51, 49 47, 45 43, 41 39, 37	172-36, 168-36 164-36, 160-36 154-36, 150-36 146-36, 142-36 138-36, 134-36 130-36, 126-36 122-36, 118-36 114-36, 110-36

SCANNER CONTROLLER 0 & 1 - FERROD MATRIX CIRCUIT MINIATURIZED UNIVERSAL TRUNK (MUT) FRAME



FUNC	ι	NIVER	RSAL	TRUNK	CIRC	UIT	NUMBE	R	RE	LAY
10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	0	1	1	0	0	0	1
UTCN 14										

EXAMPLE OF DETERMINING TRUNK/SERVICE CIRCUIT PHYSICAL LOCATION AND RELAY FUNCTION

SIGNAL DISTRIBUTOR (SD) ERROR PATTERNS

FAILURE CHARACTERISTIC	EQUIPMENT	POSSIBLE CAUSE OF FAILURE			
Phase 1 STF	Frame power or software access	 MAC timed out resulting in invalid test Maintenance interrupt or fuse alarm problem Mate or test controller not in normal mode or cannot be placed in test point access mode 			
Phases 2 and 3 STF	SD Controller 0	Diagnostic bus scan points report SD controller fault as follows: 1. States of PU address buffer registers group checks: Scan points AR or BR Horizontal or vertical select DR Relay select AP Apex pulser path			
Phases 4 and 5 STF	SD Controller 1	2. Controller Modes Scan points Function For F, S,T Test point access, quarantine, test, normal or power-off DF Idle or busy condition			
Phases 2 and 4 STF	PU Address Bus 0	PU address bus order fails to enable SD controller or enable verify is not received at CPD enable address			
Phases 3 and 5 STF	PU Address Bus 1	• Cable driver(s), cable receiver(s) or bus transformer			
Phase 6 Word 1 STF	SD Controller 0 or 1	 Live order or test vertical tests not performed but all other tests passed PU address bus problem not clear SD controller mate out-of-service 			
Phase 6 Words 2-18 STF*	SD Controller 0 or 1	Test controller in double quarantine — test point access mode (DQTPA) Service controller operating and releasing relays Invalid orders processing			
Phase 7 STF*	Test controller	Valid load resistor orders sent to each stage 1 output point			
Phase 8 STF*	Mate controller	Valid load resistor orders sent to each stage 1 output point			
Phase 9 STF*	Test controller	• Load resistor orders with varying field and maintenance modes			

^{*} Generic 1E7/1AE7 has additional scan points as follows: pulse detector PDO/PD1, interface and first stage monitors FSO/FS1

TRIAC SIGNAL DISTRIBUTOR ERROR PATTERNS

FAILURE CHARACTERISTIC	SUSPECTED FAULTY CIRCUIT PACK (TYPE)
SD point(s) failing in same vertical file (VF) on all horizontal mounting plates (HMPs)	 Interface circuit (FC300) Triac selection circuit (FC301) First stage triac circuit (FC302)
Multiple SD points on two HMPs and same bay	• T-40 point second stage triac circuit (MG003) • T-24 point second stage triac circuit (MG002)
Extended SD points assigned from MUT frame	• T-24 point second stage triac circuit (MG002) • Interface circuit (FC300) • Triac selection circuit (FC301) • First stage triac circuit (FC302)
SD point in same HMP and bay	• T-40 point second stage triac circuit (MG003) • T-24 point second stage triac circuit (MG002)
Crossfire in quarantine mode (may be reported by diagnostic response DRO2 TTY message)	 Interface circuit (FC300) Triac selection circuit (FC301) First stage triac circuit (FC302)

ORDER SEQUENCE

ENTRY	RELAY	TEST CODE	FUNCTION
1	Α	1909	OPERATE
2	Α	1908	RELEASE
3	В	1919	OPERATE
4	В	1918	RELEASE
5	C	1929	OPERATE
6	С	1928	RELEASE
7	D	1939	OPERATE
8	ם	1938	RELEASE
9	Ε	1949	OPERATE
10	E	1948	RELEASE
11	F	1959	OPERATE
12	F	1958	RELEASE

FOR GENERICS 1E6/1AE6 PRECEDE ORDER CODE WITH A *(STAR)

FUNCTION	ACTIVITY/COMMAND
BEGIN	SAVE DATA UP TO ACTIVATE CODE FOR USE IN REPETITIVE ORDER=SEQUENCE
ACTIVATE	USE DATA SAVED AND ACT UPON IT REPETITIVELY
SPECIFIES NUMBER OF DELAY INTERVAL PER ORDER PERIODS	DELAY TO BE INSERTED BETWEEN PREVIOUS ORDER AND FOLLOWING ORDER A = 100 MSEC DELAY INTERVALS B = 25 MSEC DELAY INTERVALS (B IS IGNORED UNLESS A = 0)
STOP	DEACTIVATE PERIPHERAL ORDER BUFFER (POB) ACCESS
IGNORE RELAY FAILURES	WHEN RELAY FAILURE OCCURS DURING POB ORDER, DO NOT STOP REPETITIVE ACTIONS
	BEGIN ACTIVATE SPECIFIES NUMBER OF DELAY INTERVAL PER ORDER PERIODS STOP IGNORE RELAY


^{*} THIS MUST BE KEYED BETWEEN BEGIN AND ACTIVATE CODES OR REPETITIVE ORDER SEQUENCING WILL BE TERMINATED

CODE EXPLANATIONS

DIALING	REPETITIVE ORDERS	DIALING SEQUENCE	REPETITIVE ORDERS
\0200ST,	. ACTIVATE POB	\ /	\
0303ST	DELAY NEXT ORDER BY 75 MSEC	1908ST	RELEASE A RELAY
1928ST	RELEASE C RELAY	0301ST	DELAY NEXT ORDER BY 25 MSEC
0301ST	DELAY NEXT ORDER BY 25 MSEC	1909ST	OPERATE A RELAY ON TAT 1
1929ST	OPERATE C RELAY ON TAT 1	0600ST	IGNORE RELAY FAILURES
0301ST	DELAY NEXT ORDER BY 25 MSEC	0100ST	BEGIN REPETITIVE ORDER (SEIZE POB)

EXAMPLE OF REPETITIVE ORDERS TO OPERATE AND RELEASE A AND C RELAYS ON TAT 1

Issue 1 August, 1982



PU TRANSLATOR AND ENABLE ROUTE

PU TRANSLATOR	ENABLI	ENABLE ROUTE			
	CONTROLLER	PU BUS	CPD	ffffffff	
Short Binary - Word	0	0	0	00000007	
	0	1	1	00042000	
	1	- 0	1	00002000	
	1 .	1	0	00040000	
Long Binary - Word	0	0	0	00000200	
	0	1	1	00042200	
	1	0	1	00002200	
	. 1	1	0	00040200	
USD or SSD	0	0	0	00001400	
	0	1	1	00043400	
	1	0	1	00003400	
	1	1	0	00041400	

NET-ONE ORDER WITH VARIABLES IDENTIFIED

1. Monitor PUL(218) terminal of Pulse and Detector Circuit FB593 for normal operate and release waveforms [FIG. 1] using oscilloscope (Tektronix 465 or equivalent)

1.1 Set oscilloscope to:


Volts/Div : 20 V Time/Div : 5 MS Trigger : Source Trigger Mode : Normal Slope : Negative AC-G-DC : DC

AC-G-DC : DC Coupling : AC

Attenuation : 10X Probe

1.2 Connect Vertical Input to PUL (218) on FB593 as follows:

Fra	ame SI) Contro	ller	0	SD Conti	colle	r 1
MUT	(Home)	076-08	(Bay	0)	076-23	(Bay	2)
	(Mate)	176-08	(Bay	0)	176-23	(Bay	2)
CMT	(Basic)	080-06			080-60		
CMT	(SSD)	180-07			180-47		



NORMAL OPERATE AND RELEASE WAVEFORMS AT PUL (218) FB593

PERIPHERAL BUS CIRCUIT 0 AND 1 TO BUFFER AND MAINTENANCE CIRCUIT FAILURES

FAILURE, PHASE		SUSPECTED FAULTY C (TYPE FC12 EXCEPT				FUNCTIONAL FAILURE	PU ADDRESS PARAMETER
AP=1 more than	AP=0 less than	SD Controller 0: 080- 080-18 & 180-18 (FA120 080-34, 080-35, 080-36 080-41 (FC13) SD Controller 1: 080- 080-19 & 180-19 (FA120 180-35, 180-36, 180-36	02), PUAB 0: 6, 080-38, 0 20 & 180-20 02), PUAB 1:	(FA1201), 180-34,	are ei	path select signals ther absent or ive and condition tected	One bit set in each register group — HMP(A/B), VF(A/B), Relay Operate/Release (E), Circuit O/1(C), Relay A, B, C, or External Point (D), Bay O/2 (H), Normal/Maintenance (T) Bits 0-27
AR=1 more than	AR=0 less than	SD Controller 0: 080- PUAB 0: 080-35 SD Controller 1: 080-2 PUAB 1: 180-35			or vers	ntal mounting plate (HMP) tical file (VF) select s are either absent or ive and condition not ed by controller	One bit set in group register A - Bits 8-15
BR=1 more than	BR=0 less than	SD Controller 0: 080- PUAB 0: 080-34 SD Controller 1: 080-2 PUAB 1: 180-34			or versignals	ntal mounting plate (HMP) tical file (VF) select are either absent essive and condition tected by controller	One bit set in group register B - Bits 0-7
DR=1 more than	DR=0 less than	SD Controller 0: 080- PUAB 0: 080-36 SD Controller 1: 080- PUAB 1: 180-36		,	point :	A, B, and C or external select signals are either or excessive and ion not detected by ller	One bit set in group register D - Bits 20-23
* Tes	t Phase	SD Controller	PUAB S	TF in Test Pha	ses	PU Bus Circuit Suspected	To Be Faulty
	2	0	0	2 & 4		Circuit 0	
	3	0	1	3 & 5		Circuit 1	
	4	1	0				
	5	1	1				

CP TYPE REPLACEMENTS

1AE6/1E6 OR EARLIER CP TYPE	CORRESPONDING* REPLACEMENT TYPE
FA1202	FA1810
FB593	FB698
FC300	FC661
FC301	FC662
FC302	FC663
MG003	MG003B
* Generics 1E7/	1AE7 and later

MUT SIGNAL DISTRIBUTOR*

SCAN POINT	CKT 0 BAY 0	CKT 1 BAY 2	CP TYPE
	76-08	76-23	FB698
DF	80-18	80-19	FA1810
Dr	76-09	76-21	FB591
	80-16	80-21	FB592
	76-10	76-20	FC663
FS0	76-11	76-19	FC663
	76-13	76-18	FC662
	76-14	76-16	FC661
FS1	76-09	76-21	FB591
	80-18	80-19	FA1810
	76-10	76-20	FC663
220	76-13	76-18	FC662
PD0	76-08	76-23	FB698
	76-14	76-16	FC661
	76-09	76-21	FB591
DD 1	76-08	76-23	FB698
PD1	76-13	76-18	FC662
	76-10	76-20	FC663
* MUT frames are designated			

left (even) and right (odd)

SCAN POINT TROUBLE SOURCE INDICATION

SCAN POINT	EXPLANATION		
FSO - First triac stage monitor	Checks each output level from first triac stage for proper voltage/current. PU address data fields are monitored at interface circuit outputs: • Circuit select 0 or 1 (C) • Horizontal select HO - 7 (A or B)		
FS1 - Interface circuit monitor	Checks interface output circuits associated with PU address data fields: • Relay A,B or C select or external point select (D) • Vertical select VO - 7 (B or A)		
PDO - Pulse detector to load resistor and diodes	Samples amount of current flowing from pulser as follows: Scan Point State PDO PD1 Definition		
PD1 - Pulse detector to diagnostic bus circuit	0 1 Excessive current 1 0 Insufficient current		
DF - Diagnostic status	Indicates SD controller idle or busy state		

SD CONTROLLER MODES*

SCAN POINTS	IDLE NORMAL	QUARANTINE/ TEST POINT ACCESS	ENABLE/ NORMAL
F	0	0	1
S	0	1	0
T	0	1 0	
* Reported in Phase 6 Word 2			

TRIAC SELECTION FAILURES

SCAN POINTS	1ST STG TRIAC	INTFC CKT	1ST STG TRIAC & INTFC CKT	SD CONTR RESET
DF	1	1	1	0
FS0	0	1	0	1
FS1	0	0	1	1

PULSER DETECTOR FAILURES

SCAN POINTS	PLSR CUR LESS THAN		IDLE CONTR IN TPA2 OR QTPA2	IDLE CONTR IN DQTPA2 OR TPA2
DF	1	1	0	0
PD0	1	0	0	1
PD1	0	1	0	0

IMPROVED MINITRUNK DIAGNOSTIC (IMD) TEST GENERICS 1E7/1AE7

SCANNER ERROR PATTERNS

FAILURE CHARACTERISTICS	POSSIBLE CAUSE OF FAILURE
Phases 1 & 3 - STF	Scanner controller 0
Phases 2 & 4 - STF	Scanner controller 1
Phases 1 & 4 - STF	 PU address bus 0 (PUAB 0) Scanner answer bus 0 (SCAB 0)
Phases 2 & 3 - STF	• PU address bus 1 (PUAB 1) • Scanner answer bus 1 (SCAB 1)
Phases 1 through 4 - STF	Open ferrod sensor interrogate winding
Scanner answer reply AN00-15 or scanner ASW, AN16*	 Cable driver — -output circuit Open ferrod readout loop Ferrod matrix circuit
Multiple failures in AN00-15 & ASW-S*	 Scanner answer bus register circuits Controller, register, and translator circuits Scanner timing circuits Interrogate current driver circuits Interrogate matrix circuits Scanner detector
* This failure may be reported	ed by F-level interrupt TTY message


TROUBLE SHOOTING THE TRIAC SIGNAL DISTRIBUTOR


- 1. USE DIAGNOSTICS AND REPLACE PACKS INDICATED.
- II. USE METHOD OF "SUCCESSIVE CIRCUIT DIVISION" TO ISOLATE FAULTS.
 - 1. CHECK MAJOR "PIVOT" POINTS.
 - PULSE AND DETECTOR CIRCUIT PACK, FB 593, TERMINAL 218 LEAD PUL (PULSE).
 - B. INTERFACE CIRCUIT PACK, FC 300, INPUTS AND OUTPUTS.
 - 2. OBSERVE CIRCUIT PACK INPUT AND OUTPUT WAVEFORMS.
 - A. INPUT WAVEFORM INCORRECT PROCEED TOWARDS BUS CIRCUITRY.
 - B. OUTPUT WAVEFORM CORRECT PROCEED TOWARDS TRUNK CIRCUITRY.
 - C. INPUT CORRECT, OUTPUT INCORRECT REPLACE CIRCUIT PACK OR FIND FAULT IN LINE TO SUCCEEDING CIRCUIT PACK OR PACKS.

III. STUDY WAVEFORMS


- 1. COMPARE GOOD AND FAULTY SELECTIONS.
- 2. WAVEFORMS TO EXPECT
 - A. INPUTS FROM BUS
 - a. SELECT NEGATIVE GOING ABOUT .5 us PULSE FROM ABOUT 1.2v.
 - b. NO SEL CONSTANT ABOUT 1.2v.
 - B. OUTPUT OF +3v LOGIC (CDI) SEE NOTE.
 - a. LO € .2v
 - b. HI ≥ .6v NEXT STAGE IS A TRANSISTOR BASE.
 ≥ 1.0v- NEXT STAGE IS A CDI INPUT BUFFER.
 - c. TIMING WAVEFORMS FROM FB592 (TD), TIMING AND DIFFERENTIATOR, ARE ALL CDI LOGIC LEVEL.
 - d. INTERFACE PACK WAVEFORMS (FC300)
 - a) INPUT LO ≦ .2v HI ≧ .6v
 - b) OUTPUT
 - e. PULSER
 - a) OPERATE
 - b) release
 - c) DECTECTOR ACTIVATED
 - f. WAVEFORMS ALONG ML RELAY PULSE PATH.
 - a) FIRST STAGE
 - b) SECOND STAGE
 - g. VOLTAGE WAVEFORM ALONG TRIAC GATE SELECTION CIRCUIT.
 - H. CURRENT WAVEFORMS
 - a) ML RELAY PULSE PATH

LAST RESORT!






PULSER WAVE FORMS, FB593 (TERM 218)
FAULT CONDITIONS




Issue 1 August, 1982

PULSER WAVE FORMS, FB593 (TERM 213)


RELEASE
$$+V = 26.25V$$
, $-V = -52.5V$ (AM RELAY)






PULSER WAVE FORMS, FB593 (TERM 213)

OPERATE +V = 26.25V, -V = -52.5V (AM RELAY)







Issue 1 August, 1982

TRIAC GATE SELECTION WAVEFORMS


VERTICAL, HORIZONTAL BITS 18-20 OUTPUT OF FC300 OR INPUT FROM FC324 OR FB591 CURRENT SOURCE TO FC300



VOLTAGE AT ISOLATION DIODE OF TRIAC GATE CURRENT TRANSISTORS (EXAMPLE - LO22F AT FC322)



TRIAC GATE SELECTION CURRENT AT INPUT TO 2ND STAGE TRIAC



Section 6

PERIPHERAL UNIT CONTROLLER - DIGITAL CARRIER TRUNK (PUC - DCT) PERIPHERAL UNIT CONTROLLER - DATA LINK (PUC - DL)

CONTENTS

1. PUC - DCT

J98 7 32A	PUC-DCT Specifications
UNIT TYPE 61	·
SD/CD-3C316	DCT Frame Application
SD/CD-1A477	PUC-DCT
PK-1A473	PUC Diagnostics
ED-3C786-10	Cabling
801-505-156	DCT Equipment Design Requirements

Supporting Documentation

TOP	231-050-015	DCT	
BSP	231-049-101	DCT Maintenance	Considerations
BSP	231-090-152	DCT Feature	

DCT PLUG-IN UNITS

CCU	Combined Channel Unit	J98732BA
TU	Transmit Unit	J98726AA
RU	Receive Unit	J98726AB
SU	Syndes Unit	J98726AG
LIU	Line Interface Unit	J98732AC, AF, AH
TPU	Trunk Processing Unit	J98726AD
A&DCU	Alarm and Digroup Control Unit	J98732AA
DCU	Digroup Control Unit	J98732AB
OIU	Office Interface Unit	J98726AJ
SPTS	Signaling Path Test Set	J98732MH
MBTS	Maintenance Bank Test Set	J98732MJ
PCU	Power Converter Unit	J987380C
PDU	Power Distribution Unit	J98726AK

2. PUC - DL Applications: RSS, ETS, CCIS

J1A099A UNIT TYPE 61	
SD/CD-1A478	PUC DL
PK-1A473 ED-1A409-10	PUC Diagnostics Cabling
ED-14409-10	Cauling

Supporting Documentation

TOP	231-050-027	PUC - DL
	231-090-062	PUC Feature
	231-045-430	PUC Software
	231-037-020	PUC-DL Maintenance
	405-060	FOC-DL Maintenance

WORD LAYOUTS

DCT TRUNK CIRCUIT NUMBER (TCN)

22	15	14 9	8	7 0
		FRAME NUMBER/2	HALF	TRUNK CIRCUIT NUMBER

DCT TRUNK SCANNER NUMBER (TSN)

22 10	15	10 9 8	1	. 0
	FRAME NUMBER/2	HALF	TRUNK CIRCUIT NUMBER	SC

SC = SCAN POINT

DCT TRUNK DISTRIBUTOR NUMBER (TDN)

22	17 16	11	10	9	2 :	1 (o
	FI	RAME NUMBER/2	HALF	TRUNK CIRCUIT NUMBER	(0 (ō

DCT PERIPHERAL EQUIPMENT NUMBER (PTW)


22	21	20	19	18		16	15	10	11 (2	8	1	0
1	1	0	FI	0	0	0	FRAM	E NUMBER/2	HALF		TRUNK CIRCUIT NUMBER	Ö

FI = DCT FRAME INDICATOR (=1)

PUC DATA LAYOUT

22	20	19	18	17 10	9	6	5	0
FP	CP	CO	BU			OPERATION		

PUC DCT CHANNEL BANK LAYOUT



					DCT FR	AME HA	LF 0					
) 1	i	2	: 1	3	İ	4	· j	5	· [BANK	_
CCU NO.	Α	В	A	В	Α .	В	Α	В	Α	В	DIGROUP	•
NO.	0	1	2	3	4	5	6	7	8	9	DIGROUP	
1	0	24	48	72	96	128	152	176	200	224		
	1	25	49	73	97	129	153	177	201	225		
3	2	26	50	74	98	130	154	178	202	226		
2 3 4 5 6 7	3	27	51	75	99	131	155	179	203	227		
5	4	28	52	76	100	132	156	180	204	228		1
6	5	29	53	77	101	133	1 57	181	205	229		
7	6	30	54	78	102	134	158	182	206	230		1
8	7	31	55	79	103	135	159	183	207	231		1
9	8	32	56	80	104	136	160	184	208	232	တ္သ	S
10	9	33	57	81	105	137	161	185	209	233	NUMBERS ARE	NUMBERS
11	10	34	58	82	106	138	1 62	186	210	234	E E	뜅
12	11	35	59	83	107	139	163	187	211	235	CUIT NUM	E
13	12	36	60	84	108	140	164	188	212	236	1 1	国
14	13	37	61	85	109	141	165	189	213	237	F 6	18
15	14	38	62	86	110	142	166	190	214	238	CIRCUIT	HARDWARE
16	15	39	63	87	111	143	167	191	215	239	-5	Ι¥
17	16	40	64	88	112	144	168	192	216	240	į	1 ***
18	17	41	65	89	113	145	169	193	217	241	Ī	
19	18	42	66	90	114	146	170	194	218	242	1	1
20	19	43	67	91	115	147	171	195	219	243		1
21	20	44	68	92	116	148	172	196	220	244	1	1
22	21	45	69	93.	117	149	173	197	221	245		
23	22	46	70	94	118	150	174	198	222	246		1
24	23	47	71	95	119	151	175	199	223	247		.
CCU	10	11	12	13	14	15	16	17	18	19	DIGROUP	لـ
NO.	A	В	A	В	A	В	A	В	A	В	DIGROUP	
110	1	6	1	7	1 :	8	1	9	1	0	BANK	

NOTE: Circuit numbers 120 through 127 and 248 through 255 are not used for DCT application.

DCT FRAME HALF 1

DCT DIGROUP TO CIRCUIT NUMBER CONVERSION

									BUS (0 F	S I													BUS	1 FS	1												FS	12						
	1	2		٠.,	4	5	6	,	. 8		9	ю	11	12	13	14	<u> </u>	16	17	18	19	20	21	22	23	24	25	26	27	50	29	 31	32	33	34	35	36	37	38	39	40	41	42	43	44
RIPHERAL BUS PROUIT	FC 332	332	1		TS	TS	FB 292	тѕ	F (- 1	FC 333	TS	FC 331	FC 332						FC 331	FC 332	75	FC 353	FC 333	TS	TS	F8 292	FC 332	FC 332	FC 332			FB 668		FB 660										
LEVEL 80					BYF	JS ASS STORS		ADI BIT	5		É	ANS										ANS BITS			B BYPI RESI:	US ASS STORS							O REG		1 REG										
_												CPD) MS)										(CPD)											+12 V PWR REG		+12 V PWR REG										
ROLLER 1	FG 32		F1	- 1	FG 31	FG 33	. FG 35		FG 33			FG 31		FG 66	FG 34	FG 36		FG 37	FG 38	FG 30	FG 74	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	131 F1			5V P				131 L1		+	-5V F0	R 19		
EVEL 74		M.	EMORY	 -	_•	•	HAR	CORE	 -	•		WEM		•			SS-PUC	i CE	ļ.,	PER INTER		•		_ 0	l I GRO	 XUP BUF 10 - 15	FER C	×TS-			-														
																						ю	11	12	13	14	15	16	17	18	19		-	+5V P	E BLO COMER I	PL AME					+5v ^F	USE B FOR DB	LDCK 16-1	•	
	R				P R O M	CAU	M 4 - 27		CPU		- 1	P.R.O.M		M E N	SCA MC	5 C A #		D-FC	0	-60	-0	0 68					:						PILO1 +5V	TE FU FOR	SE BL	ock					+5٧	USE BE	LOCK B QB-1	6	
<i></i>	FG 32		F 3	- 1	FG 31	FG 33	FG 35		F:		1	FG 31		FG 66	FG 34	F G 36		FG 37	FG 38	FG 30	FG 74	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	FG 67	131 F1			5v FO				131 L1			+5V F0	e.		
ROLLER C																																			ONT O						,0	B 00-1	9		
66																						00	01	- 0 02	1 GRC	00-0	FER C	XTS	07	ОВ	09		F1 +5V	USE 8 POWE CON1	BLOCK ER PLA 7 O	NE						USE BLI FOR DE		07	
,	F S 8				F 5 7	F S 5	FS-RE TS-T F S 6	F TO	SD- INAL F S	STR		F 5 7		F 5	f	52 		F	53	F 50	F S	r			D1 G	ROUP PED A	BUFF	l I Ers		50	-3		PILOT +5V I			-					F1 + 5	JSE BLC V FOR	CPU		


CIRCUIT PACK LAYOUT FOR PUC/DCT


CIRCUIT PACK TYPE AND FUNCTION


TYPE	DESIGNATION	FUNCTION	APPLICATION EQUIPPED FOR
FB292 FB668 FC331 FC332 FC333 FG29 FG30 FG31 FG32 FG33 FG36 FG37	CONV REGFA ENVFO CR CD RAM IOD PROM RAM CP SCAM DIFC	+3V Power Converter +12V Power Regulator Enable Receive Verify Driver Cable Receiver Cable Driver Random Access Memory (8K) Input/Output Decoder Programmable Read Only Memory Random Access Memory (4K) Central Processor Unit Scan Answer Memory Data Input FIFO Controller	Common Common Common Common PUC/DL - RSS, ETS Common Common DCT Common Common Common Common
FG38 FG39 FG40 FG66 FG67 FG68 FG74 FG78 FG79 FG81	DIF DMA LIUA MEN DGB LIUB IOM LIUD LIUE LIUC	Data Input FIFO Direct Memory Access Line Interface Unit A Mode and Enable Digroup Buffer Line Interface Unit B Input/Output Matcher Line Interface Unit D Line Interface Unit E Line Interface Unit E Line Interface Unit C	Common Common PUC/DL - RSS, ETS Common DCT PUC/DL - RSS, ETS Common PUC/DL - CCIS PUC/DL - CCIS PUC/DL - ETS

PERIPHERAL UNIT CONTROLLER

SD 1A477 - Digital Carrier Trunk SD 1A478 - Data Link








NEAR-END OFFICE


DCT MANUAL SIGNAL LOOPING - EXAMPLE OF MODE 3

DCT BANK ALARMS

LOCATION OF LAMP	LAMP STATE (LIGHTED)	PROBABLE CAUSE OF TROUBLE OR FUNCTION	LOCATION OF LAMP	LAMP STATE (LIGHTED)	PROBABLE CAUSE OF TROUBLE OR FUNCTION
PDU	ALM	Bank alarm; fuse or signal failure	LIU-2	PASS	Fast loop test OK
PCU	FAIL ACO	Low converter output voltage PCU input switch off	LIU-4T LIU-4R	FAIL	Fast loop test fails; trouble in SU or LIU
RU	RCV	Loss of framing PCM receive signal	1	LOC	Fast loop test fails
A&DCU	DL	1. Loss of data from PUC		REM	Remote (far-end) problem
		2. Loss of clock from PUC 3. Babbling CCU 4. Glare in DCU to PUC	TPU	TPD-A TPD-B	Digroup (A or B) has completed trunk processing
	AR	Bank alarm for: 1. Loss of -48F or -48S 2. Loss of PUC data	A&DCU RU	AR,RCV flashing	Improper cross-connect has been made. The T&R is reversed at DSX or office repeater bay
		3. Loss of receive signal 4. Loss of receive multiplex	A&DCU	AR, AY flashing	Hierarchy failure Mode 2 and Mode 4 only.
	AY	 Far-end failure Near-end transmit failure 	A&DCU	AY, TPD-A	Multiplexer at far-end 1. Bank in loop mode but digroup
	ACO	Office alarms have been cleared - depressing ACO	TPU	or B flashing	has not been removed from service
DCU	DL	1. Loss of data from PUC 2. Loss of clock from PUC 3. Babbling CCU 4. Glare in DCU to PUC			 Incorrect attenuation (not enough) in CCU transmit Open CCU (T&R without termination)



DCT ALARM CONTROL UNIT (ACU) ON A & DCU PLUG-IN UNIT



SEI - SERIAL DATA INPUT TO DCU


CLK - 333.3 KHz CLOCK PULSE FROM PUC TO DCU

FRFD - FRAME READY FOR DATA (PUC)

DRFRD - DIGROUP READY TO RECEIVE DATA

SEO - SERIAL DATA OUTPUT TO PUC

PUC - DCU DATA LINK



DCT BACKPLANE WIRING

ANSWER	BUS CABLES	BUS 0
BITS	IN	OUT
00-07	80-08-310	80-08-110
08-15	80-09-310	80-09-110
ASW	80-08-100	80-09-100
PARITY	80-10-310	80-10-110

ANSWER	BUS CABLES	BUS 1
BITS	IN	OUT
00-07	80-21-310	80-21-110
08-15	80-22-310	80-22-110
ASW	80-21-100	80-22-100
PARITY	80-20-310	80-20-110


ADDRESS	BUS CABLES	BUS 0
BITS	IN	OUT
	80-01-310	80-01-110
08-15	80-02-310	80-02-110
16-23	80-03-310	80-03-110
24-31	80-07-310	80-07-110
32-37	80-07-300	80-07-100

ADDRESS	BUS CABLES	BUS 1
BITS	IN	OUT
00-07	80-26-310	80-26-110
08-15	80-27-310	80-27-110
16-23	80-28-310	80-28-110
24-31	80-29-310	80-29-110
32-37	80-29-300	80-29-100


PERIPHERAL BUS CONNECTORIZED CABLE LOCATION

PUC DIAGNOSTIC PHASES


PHASE	HARDWARE	TESTED
1	Power Circuit	
2-5	Scan Memory	- FG34, FG36
6	FIF0	- FG37, FG38, FG66
7	Mode Flip-flops	- FG66
8	PROMs	- FG31
9	RAMs	- FG29, (FG32)
10	SCAM Maint. Circuit	- FG34, FG36
11	DIF Maint. Circuit	- FG38
12	DIFC Maint. Circuit	- FG37
13	Hardcore Matcher	- FG35
14-15	I/O Matcher	- FG74
16	I/O Decoder	- FG30
17	DMA Circuit	- FG39
18	Fault Flip-flops	- FG66
19	None - Reports prob	lems PUC encountered when o go duplex.



PERIPHERAL UNIT CONTROLLER -- DATA LINK




PERIPHERAL UNIT CONTROLLER CIRCUIT PACK DIVISION




PIC - PROGRAMMABLE INTERRUPT CHIP


HARDCORE BLOCKS



MATCHING OF THE CPU BOARDS IS DONE ON THE FG35. THE MASTER PROVIDES THE CLOCK FOR ALL BOARDS. THE DATA VALID SIGNALS WHEN THE COMPARISON SHOULD BE MADE.


HC BLOCK DIAGRAM FG33, FG35, FG33





NOTE: FG29 CONTAINS TWO BANKS OF RAM CHIPS, WHILE FG32 CONTAINS ONLY ONE BANK

RAM BOARD DESIGN FG 29-32



THE PROM BOARD FG 31 DECODES THE UPPER ADDRESS BITS AS A FUNCTION OF BACKPLANE WIRES. PARITY IS CHECKED ON ALL READS. IF BAD PARITY IS DETECTED A FAULT IS LATCHED.


CAUTION:

FG 31 BOARDS ARE NOT INTERCHANGEABLE DUE TO UNIQUE PROGRAM DATA ENCODED ON EPROM CHIPS.

,	
•	
7	
••	
•	
2	
_	
•	_
	z
Ļ	š
٠	•
•	~
1	`
,	_
Ĺ	\ \ \
•	E
	10

ADDRE	SS SPACE	BACKPLANE	WIRE	BACKPLA	NE WIRE
	DECIMAL)	SELECT LEAD	PROM PIN	ENABLE LEAD	CHIP SELECT
	2XXX	SEL QO	PROM 0	EN O	CS 0
	зххх	PROM————————————————————————————————————	1	EN 2	CS 2
lst	4XXX	SEL 02	2	3 EN 4	3 CS 4
	5xxx	SEL 03	3	5 EN 6	5 CS 6
	6xxx	SEL JO	0	7 EN 0	CS 0
2nd	7XXX	PROM SEL 11	1	1 EN 2	cs ¹
16K	8XXX	SEL 12	2	3 EN 4	CS 4
	9xxx	SEL 13	3	5 EN 6	5 CS 6
	AXXX	SEL 20	0	7 EN 0	7 CS 0
	вххх	PROM SEL 21	1	EN 2	$cs \frac{1}{2}$
3rd 16K	сххх	SEL 22	2	3 EN 4	3 CS 4
	DXXX	SEL 23	3	5 EN 6	5 CS 6

RELATIONSHIP BETWEEN AVAILABLE ADDRESS SPACE ON AN FG 31 AND THE RESPECTIVE CHIP SELECT LEADS FOR UP TO THREE FG 31 CIRCUIT PACKS




THE FG 33 MAS ALL THE FUNCTIONAL PARTS FOR A COMPLETE PROCESSING UNIT.


CPU PROM RAM TIMER

INPUT PORT OUTPUT LATCH INTERRUPT PROCESSOR CHIP SELECT DECODER

CPU BLOCK DIAGRAM FG 33



SCANNER ANSWER MEMORY CONTROLLER FG 34




THE FG 35 MATCHING LOGIC DETECTS ANY DIFFERENCES BETWEEN MASTER AND SLAVE CPU'S.

THE DATA BUFFERS ALLOW THE MASTER CPU TO TRANSMIT AND RECEIVE DATA. THE SLAVE CAN RECEIVE DATA ONLY.

THE MASTER CONTROL SIGNALS ARE BUFFERED AND SENT TO PUC BOARDS.


FG35 MATCHER AND BUFFERS

ESS




TEST PORTS ON THE FG 35 ALLOW THE MAINTENANCE FIRMWARE TO LOCATE FAULTS. DUPLICATION OF THE PORTS AND 'OR' GATES ALLOWS DETECTION OF FAILURES IN THIS CIRCUIT.

FG35 TEST PORTS



SCAM FG 36 (MAINTENANCE AND SELF CHECKING 8-BIT SLICE)








SCANNER ANSWER MEMORY FG 36 (BASIC OPERATION)














I/O DECODER FG 30










DATA INPUT FIFO CONTROLLER FG 37 (SELF CHECKING AND MAINTENANCE)








DIRECT MEMORY ACCESS FG 39




MODE AND ENABLE CIRCUIT (MEN) FG 66 (MODE AND ENABLE PART)





MODE AND ENABLE CIRCUIT (MEN) FG 66 (FAILURE INDICATOR BLOCK)





DIGROUP BUFFER FG 67

SECTION 7

LINE LINK/TRUNK LINK NETWORK

CONTENTS

LINE LINK NETWORK (LLN)

Line Switch Fro	me - 4:1 (LSF)
	(LN00-15), 10 (LN16-31)
- REMREED	FERREED
SD/CD-1A326	FERREED SD/CD-1A106
J1A081AA	J1A028A
TLM-1A326-01	TLM-1A106
PK-1A028-02	
Line Switch Fro	me - 2:1 (LSF)
Unit Type 13	(LN00-15), 10 (LN16-31)
REMREED	FERREED
SD/CD-1A325	SD/CD-1A106
J1A080AA	J1A028C
TLM-1A325	TLM-1A134
PK-1A028-02	TLM-1A028-01
Junctor Switch	Frame (JSF)
	(LN00-15), 11 (LN16-31)
DEMDEED	FERREER
SD/CD-1A328	SD/CD-1A108
J1A075AB	J1A029A
TLM-1A328	TLM-1A108
PK-1A028-02	PK-1A028-01
Line Scanner -	
Unit Type 12	(LN00-15), 9 (LN16-31)
REMREED	FERREED
REMREED SD/CD-1A326 J1A081AA	SD/CD-1A115
TLM-1A326-02	
PK-1A027-01	PK-1A027-A1

```
Line Scanner - 2:1 (LS)
Unit Type 12 (LN00-15), 9 (LN16-31)
REMREED FERREED
SD/CD-1A332 SD/CD-1A111
J1A080AB J1A028CA
TLM-1A332 TLM-1A111
PK-1A027-01 PK-1A027-A1
```

TRUNK LINK NETWORK (TLN)

Trunk Switch Frame (TSF)

Unit Type 16

REMREED	FERREED
SD/CD-1A327	SD/CD-1A107
J1A075AA	J1A030A
TLM-1A327	TLM-1A107
PK-1A028-02	PK-1A028-01

Junctor Switch Frame (JSF)

Unit Type 15

REMREED	FERREED
SD/CD-1A328	SD/CD-1A108
J1A075AB	J1A029A
TLM-1A328	TLM-1A108
PK-1A028-02	PK-1A028-01

SUPPORTING DOCUMENTATION

TOP 231-051-002 Remreed frames

TOP 231-051-022 Remreed frames (1A7/1AE7 only)

BSP 231-049-330 Remreed maintenance considerations

TOP 231-051-003 Ferreed frames

BSP 231-049-331 Ferreed maintenance considerations

EQUIPMENT DESIGN REQUIREMENTS

BSP 820-101-150 LSF-ferreed

BSP 820-104-150 TSF-ferreed

BSP 820-106-150 JSF-ferreed

BSP 820-104-152 TSF-remreed

F, S, AND T POINT LAYOUT - 2:1 LINE SWITCH FRAME

				CONTROLLER SCAN POINTS
	F	S	Т	CONDITION
0	0	0	0	IDLE
1	0	0	1	TPAQ
2	0	i	0	RESET
3	0	l	ı	QUAR
4	1	0	0	ENABLED
5	ı	0	1	TPA
6	1	ı	0	
7	1		1	POWER OFF

CONVERSION CHART

NET	00	=	00	-	07	NET	07	=	56	-	63
NET	01	=	80	-	15	NET	80	=	64	-	71
NET	02	=	16	-	23	NET	09	=	72	-	79
NET						NET	10	=	80	-	87
NET	04	=	32	-	39	NET	11	=	88	-	95
NET	05	=	40	-	47	NET	12	=	96	-	103
NFT	06	=	48	_	55						

OCTAL ORDER LAYOUT - 2:1 LINE SWITCH FRAME

22 20	19 16	15	14	13	12	11	10	9	8 6	5	4	3	2	1	0
ORDER		ST 1	. SW	ST 1	LV			BAY	CONC	S0		ST	0 SW	ST C	LV

ORDER: 1 = CONN CO OPEN

TEST ORDERS: QUARANTINE = 14010000

2 = FCG

TPA = 14020000

3 = TEST

RELEASE = 14030000

4 = HIGH & DRY

STG = 14040054

5 = CONN GO CLOSED

7 = RESTORE CO

F, S, AND T POINT LAYOUT - 4:1 LINE SWITCH FRAME

				CONTROLLER SCAN POINTS
	F	S	T	CONDITION
0	0	0	0	IDLE
I	0	0	_	TPAQ
2	0	1	0	RESET
3	0	1	_	QUAR
4		0	0	ENABLED
5	ı	0	1	TPA
6	_	1	0	
7	1	ī	-	POWER OFF

CONVERSION CHART

NET	00	=	00	_	07	NET	07	=	56	-	63
NET	01	=	80	-	15	NET	80	=	64	-	71
NET	02	=	16	-	23	NET	09	=	72	-	79
NET	03	=	24	-	31	NET	10	=	80	-	87
NET	04	=	32	_	39	NET	11	=	88	-	95
NET	05	=	40	-	47	NET	12	=	96	-	103
NET	nε	=	12	_	55						

OCTAL ORDER LAYOUT - 4:1 LINE SWITCH FRAME

22 20	15	14	13	12	11	10	9	8	6	5	4	3	0
OR D ER	ST I	l Sw	ST :	l LV			BAY	CONC		ST 0) SW	ST 0 LV	

ORDER: 1 = CONN CO OPEN

TEST ORDERS: QUARANTINE = 14000000

2 = FCG

TPA = 14000030

3 = TEST4 = HIGH & DRY RELEASE = 14000020

STG = 14040054

5 = CONN CO CLOSED

7 = RESTORE CO

F, S, AND T POINT LAYOUT - LINE SCANNER

				CONTROLLER SCAN POINTS
	F	S	T	CONDITION
0	0	0	0	POWER ON (OLD)
1	0	0	1	
2	0		0	
3	O	1	1	POWER ON (NEW)
4		0	0	
5	1	0	1	
6	1		0	
7	I	T	I	POWER OFF

OCTAL ORDER LAYOUT - LINE SCANNER

22	10	9	7	6	4	3	0
		IMIS I :	SIG ROW	LST	SIG ROW		

LAYOUT TO DISPLAY SCAN POINTS AT MASTER CONTROL CENTER

LINE SCANNER ROW

CODE = 011

22	21 20) (8)	17 13	12 10	9	8 6	5 4	3 0
		CODE	LINE LINK NUMBER	LSF	BAY	CONC	SWITCH	LEVEL

		CONTROLLER SCAN POINTS						
	F	S	Т	CONDITION				
0	0	0	0	IDLE				
	0	0		TPAQ				
2	0	ı	0	RESET				
3	0		ı	QUAR				
4		0	0	ENABLED				
5		0	-	TPA				
6	ı	1	0					
7	ı	١		POWER OFF				

OCTAL ORDER LAYOUT - TRUNK SWITCH FRAME

22 20	19 14	13 12	11 9	8 6	5 3	2 0
ORDER		GRID	ST 0 SW	ST 0 LV	ST 1 SW	ST 1 LV

ORDER: 1 = CONNECT 3 = TEST

TEST ORDERS:

QUARANTINE = 14001000

ŤΡΑ = 14002000 RELEASE = 14003000

STG = 14004000

F, S, AND T POINT LAYOUT - JUNCTOR SWITCH FRAME

- 1		CONTROLLER SCAN POINTS							
	F	S	T	CONDITION					
0	0	0	0	IDLE					
-	0	0	ı	TPAQ					
2	0	ı	0	RESET					
3	0	1	1	QUAR					
4	_	0	0	ENABLED					
5	1	0	ı	TPA					
6	_	ı	0	FCG					
7	1	T	1	POWER OFF					

OCTAL ORDER LAYOUT - JUNCTOR SWITCH FRAME

22 20	19 14	13 12	11 9	8 6	5 3	2 0
ORDER		GRID	ST 0 SW	ST 0 LV	ST 1 SW	ST 1 LV

TEST ORDERS:

QUARANTINE = 14001000 = 14002000

ORDER: O = REMOVE NT

ŤΡΑ

1 = CONNECT

RELEASE

2 = CONNECT WITH FCG

= 14003000

STG


= 14004000

3 = TEST

5 = CONNECT VERIFY (LOOP START)

6 = OPERATE NT 7 = CONNECT VERIFY (GROUND START)

HOME LINE SWITCHING FRAME (2:1 CONCENTRATION)



8 SHADED PAIRS OF FERRODS ARE SCANNED SIMULTANEOUSLY




NOTE

THE MATE FRAME IS IDENTICAL TO THE HOME FRAME EXCEPT THAT IT DOES NOT CONTAIN SCANNER CONTROL CIRCUITS.

Line Scanner With 2 to 1 Concentration (Ferreed)

LINE SWITCHING FRAME (4:1 CONCENTRATION)



8 SHADED PAIRS OF FERRODS ARE SCANNED SIMULTANEOUSLY

	(0,2) BAY	(0-7) CONC	(0-3) SW NO	(00-15) SW INPUT	
FERROD DESIGNATION					

Line Scanner with 4 to 1 Concentration (Ferreed)

BUS UNIT	BUS UNIT	BUS UNIT
JUNCTOR SW CKT 3	LINE SW CKT 1	LINE SW CKT 3
JUNCTOR SW CKT 2	(2: 1 LCR) (512 LINES)	(2: 1 LCR) (512 LINES)
JUNCTOR SW	SCANNER CKT 0	SCANNER CKT 1
JUNCTOR SW CKT 0	LINE SW CKT 0 (2:1 LCR) (512 LINES)	LINE SW CKT 2 (2:1 LCR) (512 LINES)
FUSE PANEL UN FILTER UNIT	FUSE PANEL UN FILTER UNIT	FUSE PANEL UN FILTER UNIT
JUNCTOR SW FRAME J1A079A	LINE SW FRAME J1A080A	LINE SW FRAME JIA080A

NETWORK ARRANGEMENT OF 2 TO 1 LLN

1024 PATHS WITH ACCESS TO 2048 SUBSCRIBER LINES

BUS UNIT	BUS UNIT	BUS UNIT	BUS UNIT
JUNCTOR SW CKT 3	LINE SW CKT 1	LINE SW CKT 3	LINE SW CKT 5
JUNCTOR SW CKT 2	(2:1 LCR) (512 LINES)	(2: 1 LCR) (512 LINES)	(2: 1 LCR) (512 LINES)
JUNCTOR SW CKT 1	SCANNER CKT 0	SCANNER CKT 1 LINE SW	SCANNER CKT 2
JUNCTOR SW CKT 0	CKT 0 (2:1 LCR) (512 LINES)	CKT 2 (2:1 LCR) (512 LINES)	CKT 4 (2:1 LCR) (512 LINES)
FUSE PANEL UN	FUSE PANEL UN	FUSE PANEL UN	FUSE PANEL UN
FILTER UNIT	FILTER UNIT	FILTER UNIT	FILTER UNIT
JUNCTOR SW FRAME	LINE SW FRAME	LINE SW FRAME	LINE SW FRAME
J1A079A	A080ATL	A080ATL	J1A080A

NETWORK ARRANGEMENT OF 3 TO 1 LLN

1024 PATHS WITH ACCESS TO 3072 SUBSCRIBER LINES

BUS UNIT	BUS UNIT	BUS UNIT
JUNCTOR SW	SCANNER CKT 1	SCANNER CKT 3
CKT 3		
	LINE SW	LINE SW
JUNCTOR SW	(4: 1 LCR)	CKT 3 (4: 1 LCR)
CKT 2	(1024 LINES)	(1024 LINES)
	SCANNER CKT 0	SCANNER CKT 2
JUNCTOR SW		
CKT 1	LINE SW	LINE SW
	CKT 0	CKT 2
JUNCTOR SW	(4: 1 LCR)	(4:1 LCR)
CKT 0	(1024 LINES)	(1024 LINES)
FUSE PANEL UN	FUSE PANEL UN	FUSE PANEL UN
FILTER UNIT	FILTER UNIT	FILTER UNIT
JUNCTOR SW FRAME	LINE SW FRAME	LINE SW FRAME
J1A079A	AI80AIL	JIA081A

NETWORK ARRANGEMENT OF 4 TO 1 LLN


1024 PATHS WITH ACCESS TO 4096 SUBSCRIBER LINES

			T
BUS UNIT	BUS UNIT	BUS UNIT	BUS UNIT
JUNCTOR SW CKT 3	SCANNER CKT 1	SCANNER CKT 3	SCANNER CKT 5
	LINE SW	LINE SW	LINE SW
JUNCTOR SW CKT 2	CKT 1 (4: 1 LCR) (1024 LINES)	(4: 1 LCR) (1024 LINES)	CKT 5 (4:1 LCR) (1024 LINES)
JUNCTOR SW	SCANNER CKT 0	SCANNER CKT 2	SCANNER CKT 4
JUNCTOR SW CKT 0	LINE SW CKT 0 (4: 1 LCR) (1024 LINES)	LINE SW CKT 2 (4:1 LCR) (1024 LINES)	LINE SW CKT 4 (4:1 LCR) (1024 LINES)
FUSE PANEL UN	FUSE PANEL UN	FUSE PANEL UN	FUSE PANEL UN
JUNCTOR SW FRAME	LINE SW FRAME	FILTER UNIT	FILTER UNIT
J1A079A	AISOAIL	JIA081A	J1A081A


NETWORK ARRANGEMENT 6 TO 1 LLN

1024 PATHS WITH ACCESS TO 6144 SUBSCRIBER LINES

2048 TLN ARRANGEMENT




TLN, TCR 1.5:1 ARRANGEMENT



FRAME EQUIPMENT TO UNIT EQUIPMENT

SECOND TWO DIGITS OF FRAME EQUIPMENT LOCATION AND UNIT EQUIPMENT LOCATION



4:1 LSC SHARED OR CRITICAL CIRCUIT PACKS

CIRCUIT PACK	NAME	FUNCTION	LOCATION
FC137	Input Line Selector	Selects the input level (0-15) with the OP10-0P13 or 1P18-1P111 P-leads on all orders that close the cut-offs in concentrators 0-3; orders 5 or 7 (normal from controller 0) and orders 13 or 15 (crossfire from controller 1).	02-23 FS7
FC137		Selects the input level (0-15) with the OP20-OP23 or 1P28-1P211 P-leads on all orders that close the cut-offs in concentrators 4-7; orders 5 or 7 (normal from controller 0) and orders 13 or 15 (crossfire from controller 1).	02-25 FS7
FC137		Selects the input level (0-15) with the OP10-0P13 or 1P18-1P111 P-leads on all orders that open the cut-offs in concentrators 0-3; orders 1 or 4 (normal from controller 0) and orders 9 or 12 (crossfire from controller 1).	02-27 FS7
FC137		Selects the input level (0-15) with the OP20-0P23 or 1P28-1P211 P-leads on all orders that open the cut-offs in concentrators 4-7; orders 1 or 4 (normal from controller 0) and orders 9 or 12 (crossfire from controller 1).	02-29 FS7
FC137		Selects the input level (0-15) with the 1P10-1P13 or OP18-OP111 P-leads on all orders that close the cut-offs in concentrators 8-11; orders 5 or 7 (normal from controller 1) and orders 13 or 15 (crossfire from controller 0).	06-40 FS7
FC137		Selects the input level (0-15) with the 1P20-1P23 or 0P28-0P211 P-leads on all orders that close the cut-offs in concentrators 12-15; orders 5 or 7 (normal from controller 1) and orders 13 or 15 (crossfire from controller 0).	06-42 FS7
FC137		Selects the input level (0-15) with the 1P10-1P13 or OP18-OP111 P-leads on all orders that open the cut-offs in concentrators 8-11; orders 1 or 4 (normal from controller 1) and orders 9 or 12 (crossfire from controller 0).	06 -44 FS7
FC137		Selects the input level (0-15) with the 1P20-1P23 or OP28-OP211 P-leads on all orders that open the cut-offs in concentrators 12-15; orders 1 or 4 (normal from controller 1) and orders 9 or 12 (crossfire from controller 0).	0 6-46 FS7
FC134	Diagnostic Control Circuit	Provides certain inhibit and mode control functions to controllers during diagnostics. Works in conjunction with other packs. Uses power supply from both controllers.	02-59 FS10
FC133	Test Point Access Circuit	Contains test point and quarantine relays; reflects F, S, and T points to master scanner for both controllers. Uses power supply from both controllers.	02-63 FS10

4:1 LSC CONTROLLER PACKS

		4.1 ESC CONTROLLER PACKS	CONT	ROLLER
CIRCUIT PACK	NAME	FUNCTION	LOC	ATION
FB292	+3v DC-DC Converter	Converts +24v to +3v to supply CP's FA774, FA772, FA773, FC130, and FB497 or FB297.	0 02-03 FS	02-13 12
FA774	Three 4-bit Registers	Converts P.U. address bits 0-11 from bus 0 or 1 to the group 1 and half of the group 2 P-leads.	02-04 FS	02-14
FA774		Converts P.U. address bits 12-23 from bus 0 or 1 to the group 3 and half of the group 2 P-leads.	02-05 F:	02-16 S2
FA772	Two 6-bit Registers and Transla- tion Circuits	Converts P.U. address bits 24-35 from bus 0 or 1 to the (0 or 1) if or (0 or 1)M leads, the group 4 P-leads and the order group leads.	02-06 FS	02 -17 52
FA773	Controller Logic and Group Check Circuit	Processes enable, enable verify, controller reset (bit 36), group check and other functions.	02-07 FS	02-18 54
FB290	Cut-Through and Gate Driver Ckt.	Used primarily in group check functions. Generates the A, B, and C leads for the six translator lead groups. Prevents the associated controller from accessing the mate concentrators unless the other controller is quarantined. Provides gate driving far the lead groups in the FA774's and FA772.	02-08 FS	02-19
FC130	Diagnostic Bus Driver Circuit	Converts the low voltage leads from the IC's to the +24v levels required on the diagnostic bus. Has a few other functions.	1	02-2 0 55
FB297 or FB497	Enable Timer and Pulser Sequence Ckt.	Provides timing for enabling translators and generating enable verify; generates the group check window; controls timing and reset signals for pulser circuit; drives pulser circuit.	02-10 F:	02-21 6
FB296	Pulser Circuit	Generates the 4.0 amp pulse through the concentrator grid to open or close remanent reed contacts.	02-51 FS	02-5 5 6
FB287	Order Group Node Selector	Selects the order nodes with the OR1-OR7 leads and the P14-P17 P-leads for concentrators 0-3 (in controller 0) or concentrators 8-11 (in controller 1). Used on home orders.	02-42 FS	06-59
FB287		Selects the order nodes with the OR1-OR7 leads and the P24-P27 P-leads for concentrators 4-7 (in controller 0) or concentrators 12-15 (in controller 1). Used on home orders.		06-60
FB287		Selects the order nodes with the OR9-OR15 leads and the P112-P115 P-leads for concentrators 8-11 (in controller 0) or concentra tors 0-3 (in controller 1). Used on crossfire orders.	_ F:	0 6-61
FB287		Selects the order nodes with the OR9-OR15 leads and the P212-P215 P-leads for concentrators 12-15 (in controller 0) or concentors 4-7 (in controller 1). Used on crossfire orders.		0 6-62 7

4:1 LSC CONTROLLER PACKS (CONT'D)

CIRCUIT PACK NAME		FUNCTION		ROLLER
			0	1
FB286	Concentrator Node Selector	Develops the nodes for the stage 0 and 1 switches in the home concentrators with the P34-P37 P-leads and the A40-A43 concentrator pair leads from the FC139 pack. Used on home orders.	02-40 FS	06-57 57
FB286		Develops the nodes for the stage 0 and 1 switches in the made concentrators with the P312-P315 P-leads and the A48-A411 concentrator pair leads from the FC139 pack. Used on crossfire orders.	02-41 FS	06-58 7
FC438	Mate Access and Release Path Selector	Selects the output level with the OP20-OP23 P-leads and provides pulse steering with the OOR1-OOR7 order group leads far concentrators 0 to 3. Used on home orders to controller 0.	02-32 FS7	
FC438		Selects the output level with the OP10-OP13 P-leads and provides pulse steering with the OOR1-OOR7 order group leads far concentrators 4 to 7. Used on home orders to controller 0.	02-34 FS7	
FC438		Selects the output level with the OP28-OP211 P-leads and provides pulse steering with the OOR9-OOR15 order group leads for concentra- tors 8-11 on controller 0 crossfire orders.	02-36 FS7	
FC438		Selects the output level with the OP18-OP111 P-leads and provides pulse steering with the OOR9-OOR15 order group leads for concentra- tors 12-15 on controller 0 crossfire orders.	02-38 FS7	
FC438		Selects the output level with the 1P20-1P23 P-leads and provides pulse steering with the 1OR1-1OR7 order group leads for concentrators 8-11 on controller 1 home orders.		06-48 FS7
FC438		Selects the output level with the 1P10-1P13 P-leads and provides pulse steering with the 10R1-10R7 order group leads for concentrators 12-15 on controller 1 home orders.		06-51 FS7
FC438		Selects the output level with the 1P28-1P211 P-leads and provides pulse steering with the 10R9-10R15 order group leads for concentrators 0-3 on controller 1 crossfire orders.		06-53 FS7
FC438		Selects the output level with the 1P18-1P111 P-leads and provides pulse steering with the 10R9-10R15 order group leads for concentra- tors 4-7 on controller 1 crossfire orders.		06-55 FS7
FC139	Concentra- tor Pair and Group Selector	Selects the concentrator group (0-3) with the P34-P37 or P312-P315 P-leads; selects the concentrator pair (0-3) home or 0-3 mate) wit the P40-P43 or P44-P48 P-leads; selects on of the test leads (P31A-P34A) with the P30-P33 P-leads and the OR3 order group lead on test orders.	i h F:	06-56

LINE SCANNER CONTROLLER PACKS (2:1 AND 4:1)

CIRCUIT	NAME	NAME FUNCTION		OLLER ATION
		• '	0	1
FB292	+3v DC-DC Converter	Converts +24 to +3v to supply CP's FA777 or FA775, FB288, FB289, FC330 and FC135.	0*-03 FS6 FS18	0*-20 2:1 4:1
FC135	Scanner Detection Circuit	Accepts the readout matrix bits 0-15 from the even rows (associated with the even LSC in 2:1) in concentrators 0 to 15.	0*-05 FS5 FS17	0*-22 2:1 4:1
FC135	Scanner Detection Circuit	Accepts the readout matrix bits 0-15 from the odd rows (associated with the odd LSC in 2:1) in concentrators 0 to 15.	0*-07 FS5 FS17	0*-24 2:1 4:1
FA777 (2:1) FA775 (4:1)	Scanner Controller Register and Translator	Translates P.U. bus bits 0-15 to select the row to be interrogated; Accepts the enable; generates the enable verify; Generates the ASWS; Accepts bit 16 to generate the test order functions.	0*-08 FS3 FS15	0*-25 2:1 4:1
FC330	Interrogate Matrix	Selects one of the 16 scanner rows to be interrogated in concentrators 0 to 3.	0*-09 FS3 FS15	0*-26 2:1 4:1
FC330		Selects one of the 16 scanner rows to be interrogated in concentrators 4 to 7.	0*-10 FS3 FS15	0*-27 2:1 4:1
FC330		Selects one of the 16 scanner rows to be interrogated in concentrators 8 to 11.	0*-14 FS3 FS15	0*31 2:1 4:1
FC330		Selects one of the 16 scanner rows to be interrogated in concentrators 12 to 15.	0*-15 FS3 FS15	0*-32 2:1 4:1
FB288	Interrogate Current Drivers	Drives the interrogate current for 1 out of 4 rows selected in a concentrator; Checks that exactly one of these four are selected to help generates the ASWS.	0*-12 FS3 FS15	0*-29 2:1 4:1
FB289	Scanner Timing	Provides enable timing and scanner sequencing functions; Accepts bit 36 (controller reset); Buffers the maintenance test functions from the +3v to the +24v level.	0*-16 FS3 FS15	0*-33 2:1 4:1

^{* 02-}xx in SD1A332 (2:1 line scanner), 06-xx in SD1A326 (4:1 line scanner)

TSC SHARED or CRITICAL CIRCUIT PACKS

CIRCUIT PACK	NAME	FUNCTION	LOCATION
FB294	trunk grid node selector	Selects stage 0 and 1 node leads for grids 0 and 1 with the order group and group 5 P-leads from the controller 0 or 1 FA772 packs.	15-31 FS7
FB294		Selects stage 0 and 1 node leads for grids 2 and 3 with the order group and group 5 P-leads from the controller 0 or 1 FA772 packs.	15-40 FS7
FC131	input level selector	Selects 1 of 4 test order functions with OP31-0P34 and OOR3 leads (This portion not shared). Also selects input levels for grids O-1 with group 1 P-leads from controller 0 or 1 FA772's.	15-33 FS7
FC131		Selects 1 of 4 test order functions with 1P31-1P34 and 10R3 leads (this portion not shared). Also selects input levels for grids 2-3 with group 1 P-leads from controller 0 or 1 FA772's.	15-42 FS7
FC132	output level selector	Selects output levels (from stage 1) for grids 0-1 with the group 2 and 4 P-leads from controller 0 or 1 FA772's.	15-35 FS7
FC132		Selects output levels (from stage 1) for grids 2-3 with the group 2 and 4 P-leads from controller 0 or 1 FA772's.	15-44 FS7
FC134	diagnostic control circuit	Provides certain inhibit and mode control functions to controllers during diagnostics. Works in conjunction with several other packs. Uses power supply from both controllers.	15-59 FS11
FC133	test point access circuit	Contains test point and quarantine relays; reflects F, S, and T points to master scanner for both controllers. Uses power supply from both controllers.	15-63 FS11

REFERENCE - SD1A327

TSC and JSC CONTROLLER PACKS

CIRCUIT PACK	NAME			CONTROLLER LOCATION	
				1	
FB292	+3v DC-DC Converter	Converts +24v to +3v to supply CP's FA772, FA773, FC130 and FB295.	15-03 FS12 FS15	15-18 TSC JSC	
FA772	Two 6-bit register and translator	Translates P.U. bus bits 0-7 and 16-19 to group 1 and 2 "P-leads".		15-19 SC, JSC	
FA772	circuits	Translates P.U. bus bits 8-15, 20-21, and 24-25 to group 3 and 4 "P-leads".		15-20 SC, JSC	
FA772		Translates P.U. bus bits 26-35 to group 5 "P-leads", order group leads, and H or M leads.		15-21 SC, JSC	
FA773	Controller logic and group check circuit	Processes the enable, enable verify, controller reset (bit 36), group check, and other controller functions. Also controls the FCG interrogate action (from bit 37) and the NT vertical functions in JSC's only.		1 5-22 SC, JSC	
FC130	Diagnostic bus driver circuit	Converts the low voltage leads from the IC's to the +24v levels required on the diagnostic bus. Has a few other functions.		1 5-23 SC, JSC	
FB290	Cut-through and gate driver circuit	Generates the A and B group check leads, and the C and CT (H/M) gate driver leads for the six lead groups in the translators.	15-09 FS3 TS	15-24 SC, JSC	
FB295	Enable timer and pulse driver circuit	Timing for enabling translators, timing for generating enable verify, and drives the pulser circuit. Generates group check window.		15-27 SC, JSC	
FB296	Pulser circuit	Generates the 4.0 amp pulse through the grid to open or close remanent reed contacts.	15-51 FS6 TS	15-55 SC, JSC	
FB291 JSC only	FCG detector and test vertical circuit	Connects FCG detector or test vertical to the FA773 according to the order leads from the FA772's.	15-11 FS13	15-26 JSC	

REFERENCES - SD1A327 TSC SD1A328 JSC

JSC SHARED or CRITICAL CIRCUIT PACKS

CIRCUIT PACK	NAME	FUNCTION	LOCATION
FB293	junctor grid node selector	Selects stage 0 and 1 node leads for grids 0 and 1 with the order group and group 5 P-leads from the FA772 packs in controller 0 or 1.	15-31 FS7
FB293		Selects stage 0 and 1 node leads for grids 2 and 3 with the order group and group 5 P-leads from the FA772 padks in controllers 0 or 1.	15-40 FS7
FC131	input level selector	Selects 1 of 4 test order functions with OP31-OP34 and OOR3 leads (this portion not shared). Also selects input levels for grids O-1 with group 1 P-leads from controller 0 or 1 FA772's.	15-33 FS7
FC131		Selects 1 of 4 test order functions with 1P31-1P34 and 10R3 leads (this portion not shared). Also selects input levels for grids 2-3 with group 1 P-leads from controller 0 or 1 FA772's.	1 5-42 FS7
FC132	output level selector	Selects output levels for grid 0 with the group 2 P-leads from the FA772's in controllers 0 or 1.	15-3 5 FS7
FC132		Selects output levels for grid 1 with the group 4 P-leads from the FA772's in controllers 0 or 1.	15-37 FS7
FC132		Selects output levels for grid 2 with the group 2 P-leads from the FA772's in controllers 0 or 1.	15-44 FS7
FC132		Selects output levels for grid 3 with the group 4 P-leads from the FA772's in controllers 0 or 1.	15-46 FS7
FC134	diagnostic control circuit	Provides certain inhibit and mode control functions to controllers during diagnostics. Works in conjunction with several other packs. Uses power supply from both controllers	15-59 FS14
FC133	test point access circuit	Contains test point and quarantine relays; reflects F, S, and T points to master scanner for both controllers. Uses power supply from both controllers.	15-63 FS14

REFERENCE - SD1A328

PERIPHERAL BUS CONNECTORIZED CABLE LOCATION

LINE SWITCH FRAME

ANSWER	BUS CABLES	BUS 0
BITS	IN	OUT
00-07	80-19-310	80-19-110
08-15	80-20-310	80-20-110
ASW	80-21-310	80-21-110

ANSWER	BUS CABLES	BUS 1
BITS	IN	OUT
00-07	80-34-310	80-34-110
08-15	80-35-310	80-35-110
ASW	80-36-310	80-36-110

ADDRES	S BUS CABLES	BUS 0
BITS	IN	OUT
00-07	80-11-310	80-11-110
08-15	80-12-310	80-12-110
16-23	80-13-310	80-13-110
24-31	80-14-310	80-14-110
32-37	80-15-310	80-15-110

ADDRES	S BUS CABLES	BUS 1
BITS	IN	OUT
00-07	80-26-310	80-26-110
08-15	80-27-310	80-27-110
16-23	80-28-310	80-28-110
24-31	80-29-310	80-29-110
32-37	80-30-310	80-30-110

JUNCTOR SWITCH FRAME

ADDRES	S BUS CABLES	BUS 0
BITS	IN	OUT
00-07	80-11-310	80-11-110
08-15	80-12-310	80-12-110
16-23	80-13-310	80-13-110
24-31	80-14-310	80-14-110
32-37	80-15-310	80-15-110

ADDRESS	BUS CABLES	BUS 1
BITS	IN	OUT
00-07	80-26-310	80-26-110
08-15	80-27-310	80-27-110
16-23	80-28-310	80-28-110
24-31	80-29-310	80-29-110
32-37	80-30-310	80-30-110

ENABLE AND SYNC POINTS FOR LSF 2:1

ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
00P	80-20-101	BL1W	80-16-308	LSF1	0
OON	-001	BL2W		LSF1	0
00P	- 102	OR1W	-306	LSC	0
OON	-002	OR2W		LSC	0
00P	-103	GR1W	80-16-304	LSF0	0
OON	~003	GR2W		LSF0	0
-	-104	BR1W		-	_
-	-004	BR2W		-	_
11P	-105	BL1W	80-31-307	LSF1	0
11N	-005	BL2W		LSF1	Ō
11P	-106	OR1W	- 305	LSC	Ö
11N	-006	OR2W		LSC	Ō
11P	-107	GR1W	-303	LSF0	Ō
11N	- 007	GR2W		LSF0	Ŏ
-	- 108	BR1W			_
-	-008	BR2W	•	-	_

ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
10P	80-35-101	BL1W	80-16-307	LSF1	1
10N	-001	BL 2W	20 20 007	LSF1	1
10P	-102	OR1W	-305	LSC	ī
10N	-002	OR2W	•••	LSC	î
10P	-103	GR1W	80-16-303	LSFO	ī
10N	-003	GR2W		LSF0	ī
-	-104	BR1W		_	_
-	-004	BR2W		-	-
01P	-105	BL1W	80-31-308	LSF1	1
01N	-005	BL2W		LSF1	ī
01P	-106	OR1W	-306	LSC	ī
01N	-006	OR2W		LSC	ī
01P	-107	GR1W	80-31-304	LSF0	ī
01N	-007	GR2W		LSF0	1
-	-108	BR1W		-	_
-	-008	BR2W			_

ENABLE AND SYNC POINTS FOR LSF 4:1

ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
00P	80-20-101	BL1W	80-16-308	LSC1	0
OON	-001	BL2W		LSC1	0
00P	-102	OR1W	-306	LSF1	0
OON	-002	OR2W		LSF1	0
00P	-103	GR1W	-304	LSC0	0
OON	-003	GR2W		LSC0	0
00P	-104	BR1W	80-16-302	LSF0	0
OON	-004	BR2W		LSF0	0
11P	-105	BL1W	80-31-307	LSC1	0
11N	-005	BL2W		LSC1	0
11P	-106	OR1W	-3 05	LSF1	0
11N	-006	OR2W		LSF1	0
11P	-107	GR1W	-303	LSC0	0
11N	-007	GR2W		LSC0	0
11P	-108	BR1W	80-31-301	LSF0	0
11N	-008	BR2W		LSF0	0


ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
10P	80-35-101	BL1W	80-16-307	LSC1	1
10N	-001	BL2W	1	LSC1	1
10P	-102	OR1W	-305	LSF1	1
10N	-002	OR2W		LSF1	1
10P	-103	GR1W	-303	LSC0	1
10N	-003	GR2W		LSCO	1
10P	-104	BR1W	80-16-301	LSF0	1
10N	-004	BR2W		LSF0	1
. 01P	-105	BL1W	80-31-308	LSC1	1
01N	-005	BL2W		LSC1	1
01P	-106	OR1W	-306	LSF1	1
01N	-006	OR2W		LSF1	1
01P	-107	GR1W	-304	LSC0	1
01N	-007	GR2W		LSC0	1
01P	-108	BR1W	80-31-302	LSF0	1
01N	-008	BR2W		LSF0	1

ENABLE AND SYNC POINTS FOR TSF, JSF


ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
00P	80-16-311	BL1W	80-16-308	3	0
OON	-211	BL2W		3	0
10P	- 312	BL1W	- 307	3 3 3 3	1
10N	-212	BL2W		3	1 1 0
OOP	-313	OR1W	- 306	2	0
OON	-213	OR2W		2	0
10P	-314	OR1W	- 305	2	1
10N	~214	OR2W		2	1
00P	-315	GR1W	- 304	1	0
OON	-215	GR2W		1	0
10P	-316	GR1W	~3 03	1	1
10N	-216	GR2W		1	1
00P	-317	BR1W	- 302	Ō	Ō
OON	~217	BR2W		Ō	
10P	-318	BR1W	-301	0	0 1
10N	-218	BR2W		Ō	ī
1/1				_	_
c- 1					
BUS					
100 m					


ENABLE	INPUT PIN	COLOR	SYNC POINT	CKT	CPD
01P	80-31-311	BL1W	80-31-308	3	1
01N	-211	BL2W		3	1
11P	- 312	BL1W	-307	3	0
11N	-212	BL2W		3	0
01P	-313	OR1W	-306	2	1
01N	-213	OR2W		2	1
11P	-314	OR1W	-305	2	0
11N	-214	OR2W		2	0
01P	-315	GR1W	-304	1	1
01N	- 215	GR2W		1	1
11P	-316	GR1W	-303	ī	Ō
11N	-216	GR2W		ī	Ö
01P	- 317	BR1W	- 302	ō	1
01N	-217	BR2W		Ō	1
11P	-318	BR1W	-301	ŏ	ō
11N	-218	BR2W	501	ŏ	ŏ


TNO:



4:1 LINE SCANNER BLOCK DIAGRAM (CONTROLLER 0) SD-1A326









TLN ENABLE, CONTROLLER O


FST CABLES, LSF



FST CABLES, JSF, TSF



DIAGNOSTIC BUS CABLES, TSF, JSF, LSF



RELATED INPUT MESSAGES - NETWORK FRAMES

FAB-MB- aa b cc d e f g h i.

REMOVES SPECIFIED LINKS FROM SERVICE.

FAB-RESTORE- aa b cc d e f g h i.

RETURNS SPECIFIED LINKS TO SERVICE.

FAB-SET- aa bb c d e f gg h i.

SETS A PARTIAL PATH IN ANY NETWORK FRAME. LINKS IN PATH MUST HAVE BEEN BUSIED USING FAB-MB MESSAGES.

FAB-STATUS- aa b cc d e f g h i.

DETERMINES PRESENT CONDITION OF LINK
OR SWITCH SPECIFIED.

NET-DGN- aaa bb c d e.

REQUESTS DIAGNOSTIC, QUARANTINING, OR RESTORAL OF THE SIGNAL DISTRIBUTOR OR NETWORK CONTROLLER SPECIFIED.

NET-ONE- aaa bb c d e ffffffff gggggggg hhhhhhhhh.

ALLOWS SINGLE ORDER TO BE SENT REPEATEDLY
TO A NETWORK OR SIGNAL DISTRIBUTOR FRAME.

NET-LINE- aaa aaaa bbbb.

IDENTIFIES OTHER NETWORK TERMINATION (LINE OR TRUNK) IF LINE IS IN USE ON A CALL

T-SCAN- a b cc d ee ff.

READS ONE SCAN POINT OR A ROW OF POINTS IN THE SCANNER SPECIFIED.

VFY-TNN- aa bb c d e f.


VERIFIES A TRUNK NETWORK NUMBER ON A TSF


VFY-UNTY-15 aaa bbbb.

PRINTS CONTENTS OF AUX BLOCK ASSOCIATED WITH UNIT TYPE AND MEMBER NUMBER

REFERENCE: IM-6A001-01







CONTROLLER O OR LEADS AND P-LEADS WILL BE PREFIXED BY A O (OPXX, OORX, ETC.) CONTROLLER 1 OR LEADS AND P-LEADS WILL BE

PU BUS BITS ARE PREFIXED BY A GAD FOR BUS G. AND A 1AD FOR BUS 1 (DADSS, 1ADSS ETC.)

					_								_				
					///	III	Z	HOM	E CON	CENTR	ATOR	GRID	(0-7	·ZZ	$/\!\!/\!\!/$	<i>7]]</i>	
						8	TAGE	0				8	TAGE	1			
		CONC P	R GRIDS			INP	UT LI	VEL		α	ITPUT	SWIT	CH	O	ITPUT	LEVE	
		0	0,4			P10	P11	P12	P13	P27	P26	P25	P24	P23	P22	P21	P20
		2	1,5 2,6 8,7	GRIDS	P14	0	1	2	3	3	2	1	0	3	2	-	0
NORPAL MODE	CONC	GROUPS	ΪÏ	0-3 0R 20-23	P15	4	5	6	7								
CONTLR 0		0		20-23	P18	8	9	10	11								
CONTLR #		2		1	P17	12	13	14	15	ŀ							
CONTLR 1		3				P20	P21	P22	P23	P17	P16	P15	P14	P13	P12	P11	P10
		5	20 ,24 21 ,25 22 ,28	CONC	P24	0	1	2	3	3	2	1	0	3	2	1	٥
		7	23,27	4-7 08	P25	4	5	6	7								
				24-27	P26	8	8	10	11								
					P27	12	18	14	15								

				MAT	E CON	CENT	LATOR	GRID	(0-7)							
		8	TAGE	0		STAGE 1											
		IM	UT LI	EVEL		0	UTPUT	SMIT	CH	OUTPUT LEVEL							
		P18	P18	P1 10	P111	P215	P214	P213	P212	P211	P2 10	P29	P28				
GRIDS 0-3.	P112	0	1	2	8	3	2	1	0	3	2	1	0				
20-23	P113	4	5	8	7												
	P114	8	9	10	- 11]											
	P115	12	13	14	15					ŀ							
		P28	P28	P210	P211	P115	P114	P113	P112	P111	P110	P18	P18				
CONC	P212	0	1	2	3	3	2	1	0	3	2	1	0				
4-7 , 24-27	P213	4	5	8	7												
2,	P214	8	9	10	11	l											
	P2 15	12	13	14	15	l											

4:1 LSC - PU Address to Translator P-Leads

4:1 LSF

```
STAGE O SWITCH
                        0 = (20 \text{ or } 22) \text{ and } (16 \text{ or } 17)
                        1 = (20 \text{ or } 22) \text{ and } (18 \text{ or } 19)
                        2 = (21 \text{ or } 23) \text{ and } (16 \text{ or } 17)
                        3 = (21 \text{ or } 23) \text{ and } (18 \text{ or } 19)
                        0 = (08 \text{ and } 20 \text{ or } 21) \text{ or } (00 \text{ and } 22 \text{ or } 23)
STAGE 1 LEVEL
                        1 = (09 \text{ and } 20 \text{ or } 21) \text{ or } (01 \text{ and } 22 \text{ or } 23)
                        2 = (10 \text{ and } 20 \text{ or } 21) \text{ or } (02 \text{ and } 22 \text{ or } 23)
                        3 = (11 \text{ and } 20 \text{ or } 21) \text{ or } (03 \text{ and } 22 \text{ or } 23)
STAGE 1 SWITCH
                        0 = (12 \text{ and } 20 \text{ or } 21) \text{ or } (04 \text{ and } 22 \text{ or } 23)
                        1 = (13 \text{ and } 20 \text{ or } 21) \text{ or } (05 \text{ and } 22 \text{ or } 23)
                        2 = (14 \text{ and } 20 \text{ or } 21) \text{ or } (06 \text{ and } 22 \text{ or } 23)
                        3 = (15 \text{ and } 34 \text{ or } 35) \text{ or } (07 \text{ and } 22 \text{ or } 23)
HOME CONCENTRATORS = 28 (controller 0), 29 (controller 1)
MATE CONCENTRATORS = 29 (controller 0), 28 (controller 1)
ØR0
         not used
                                                                           = 34 and 30
ØR1
         close stage 0 and 1, open cutoff
                                                                           = 34 and 31
ØR 2
         close stage 1, open stage 0, cutoffs unchanged
                                                                          = 34 and 32
ØR3
         test
                                                                           = 34 and 33
ØR4
         open stage 0, open cutoffs
                                                                           ≈ 35 and 30
ØR5
         close stage 0 and 1, close cutoffs
                                                                           = 35 and 31
ØR6
         not used
                                                                           = 35 \text{ and } 32
ØR7
         open stage 0, close cutoffs
                                                                           = 35 and 33
CONCENTRATOR
                        0 = 24 and (20 \text{ or } 21)
                                                                     20 = group 0
                        1 = 25 and (20 \text{ or } 21)
                                                                    21 = group 2
                        2 = 26 and (20 or 21)
                                                                    22 = group 1
                        3 = 27 and (20 \text{ or } 21)
                                                                     23 = group 3
                        4 = 24 and (22 or 23)
                        5 = 25 and (22 or 23)
                        6 = 26 and (22 or 23)
                        7 = 27 and (22 \text{ or } 23)
STAGE 0 LEVEL 0 = (00 and 04 and 20 or 21) or (08 and 12 and 22 or 23)
                    1 = (01 and 04 and 20 or 21) or (09 and 12 and 22 or 23)
                    2 = (02 and 04 and 20 or 21) or (10 and 12 and 22 or 23)
                    3 = (03 and 04 and 20 or 21) or (11 and 12 and 22 or 23)
                    4 = (00 and 05 and 20 or 21) or (08 and 13 and 22 or 23)
                    5 = (01 and 05 and 20 or 21) or (09 and 13 and 22 or 23)
                    6 = (02 \text{ and } 05 \text{ and } 20 \text{ or } 21) \text{ or } (10 \text{ and } 13 \text{ and } 22 \text{ or } 23)
                  7 = (03 \text{ and } 05 \text{ and } 20 \text{ or } 21) \text{ or } (11 \text{ and } 13 \text{ and } 22 \text{ or } 23)
                    8 = (00 \text{ and } 06 \text{ and } 20 \text{ or } 21) \text{ or } (08 \text{ and } 14 \text{ and } 22 \text{ or } 23)
                    9 = (01 and 06 and 20 or 21) or (09 and 14 and 22 or 23)
                   10 = (02 and 06 and 20 or 21) or (10 and 14 and 22 or 23)
                   11 = (03 and 06 and 20 or 21) or (11 and 14 and 22 or 23)
                   12 = (00 and 07 and 20 or 21) or (08 and 15 and 22 or 23)
                   13 = (01 and 07 and 20 or 21) or (09 and 15 and 22 or 23)
                   14 = (02 and 07 and 20 or 21) or (10 and 15 and 22 or 23)
                   15 = (03 and 07 and 20 or 21) or (11 and 15 and 22 or 23)
```

٠	٠	,
•	۰	
4		١
e	ì	١
š	i	
٠	٠	

-
•
-
•
õ
Ñ

ORDE	R GRO	UP		GR	P 6	GRI	P 5	GRP 4	MA.		RP 3	GRP	2	GRP	1		GRF	4		GRP	3			GRE	2			GR	1]	NN10 LINE 5	
35 34 3	3 32	31	30	29	28	27	26	26 24	23 22	2	1 20	19	18	17	16	15	14	13	12	 10	9	8	7	6	5	4	3	2	1	0		INSERTED HERE)

TRANSLATION OF GROUPS TO OBTAIN P-LEADS

GRP 6									
CONT O	CONT 1								
BIT 28 H (GRIDS 0 & 1) BIT 29 M (GRIDS 2 & 3)	BIT 28 M (GRIDS 0 & 1) BIT 29 H (GRIDS 2 & 3)								

CONTROLLER O							
	GRI	6	GRP 5				
	29	28	27	26			
0P50		X		X	GRID 0		
OP51		X	х		GRID 1		
OP52	X		1	X	GRID 2		
0P53	X j		х		GRID 3		

ORDER

CONTROLLER 1							
	GRP 6		GRP 5				
ļ	29	28	27	26			
1P50	Х			X	GRID 2		
1951	X		X	1	GRID 3		
1P52	ı	χ	i l	X	GRID 0		
1P53		X	X		GRID 1		


PU ADORESS BIT

			·					
GRP 4 GRP 3 GRP 2 GRP 1	1/8 1/8 1/8 1/8 1/8	OR P4 P3 P2 P1	35 25 21 19 17	34 24 20 18 16	33 15 11 7 3	32 14 10 6 2	31 13 9 5	30 12 8 4
OP - LEADS CONT 0 1P - LEADS CONT 1 HOME		0 OR 8 1 OR 8 2 OR 10 3 OR 11 4 OR 12 5 OR 13 8 OR 14 7 OR 15	X X X	X X X	x	x	x	x


STAG	¥E 0	STA	CONT	CONT	
INPUT SWITCH	IMPUT LEVEL	OUTPUT SMITCH	OUTPUT LEVEL	GRID	GRID
GRP 3 P 30-37	GRP 1 P 10-17	GRP 4 P 40-47	GRP 2 P 20-27	0	2
GRP 3 P 30-37	GRP 1 P 10-17	GRP 4 P 20-27	GRP 2 P 40-47	1	3
GRP 3 P 38-315	GRP 1 P 18-115	GRP 4 P 48-415	GRP 2 P 28-215	2	0
GRP 3 P 38-315	GRP 1 P 18-115	GRP 2 P 28-215	GRP 4 P 48-415	3	1

SWITCH AND LEVEL WILL EQUAL P LEAD NUMBER P 30 - P 37 = INPUT SWITCH 0-7


P 38 - P315 - IMPUT SWITCH 0-7



TSC AND JSC ADDRESS BITS TO PATH CONTROL LEADS



10A JUNCTOR GRID ORGANIZATION



STAGE 0 STAGE 1

TEST ACCESS SWITCH OR F SWITCH


11A TRUNK GRID ORGANIZATION

	1	13	01	03	S W 05	07	15	17
İ	- 1							
	o		0	0		O I	\circ	
	·	0 0	80	0.00	001	0 0 0 0 0 0	0 0	00
	0	00	20	9.0	28	0.0	0 0	000
		0 0	0 D	# C	် စိစ်	2.4	00	60
	0	00	50			5.5	00	00
	0	0 0	0.0	9.0	001	10.0	0 0	00
	ŏ	00	50	0.0	0.0	2.2	0 0	00
	0	00	9.0	8.0		9.0	0 0	00
	0	0 0	9.0	9.0	9.0	9 0	0 0	00
	0	00	22	0.0	0.0	ěě	00	00
	ŏ	0 0	0.0	6.5	0.01	9.0	00	0.0
	0	00	60	0.0	00	0 # 0 0	0 0	0 0
	0	0 0	90	• •	0.0		00	00
	0	00	20	9 D	96	90	00	00
1	- 1	Õ		o l	o l	O	Ö	0
,)	0	0			· ·		
296D-IC	296	D-IC	2960-IA .	2960-IA	2960-IA	296D-IA	296D-IC	296D-IC
	0	12	_00	02	SW 04	06	14	16

STAGE 0

STAGE 1

296D TYPE REMREED SWITCH



THE 296D TYPE REMREED SWITCHES REPLACED THE 296B TYPE REMREED SWITCHES WHICH WERE USED IN THE EARLY 1A ESS NETWORKS USING 10A AND 11A GRIDS. THE 296B HAD FOUR VERTICAL ROWS OF TERMINALS. IN ADDITION TO THE TWO VERTICAL ROWS OF TERMINALS USED TO ACCESS THE TIP AND RING PATH THERE WERE TWO ROWS OF TERMINALS ON THE LEFT SIDE OF THE SWITCH PACKAGE TO GAIN ACCESS TO THE PULSE PATH. THESE PULSE PATH TERMINALS HAVE BEEN ELIMINATED ON THE 296D TYPE SWITCH PACKAGES LEAVING ACCESS ONLY TO THE TIP AND RING PATH.

REMREED SWITCH PACKAGE TYPE 296D - (FRONT VIEW)

0 •	(a) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	0	(a) 19
	LEVEL 18		LEVEL 0 18
ה ה ם ו נ-2	030 10117	a o	0 15 0 0 † 17
ه رو و	0 2 0 0 16	ם ם	0 14 0 0 16 12
, r-0 , a	0 1 0 0 15	[a a]	a 13 a [a] 15
ه رو و	0 0 0 10 14	رهها	0 12 0 0 14
ם ם ם	a 3 a ¦a¦ 13	, L-10 1	0 11 0 0 13
ا ا	a 2 a a 12	[00]	a 10 a a 12
[B B] B	0 1 0 0 11	[] L-8	a 9 a a l
[00]	0 0 0 0 10	رق _ في	0 8 0 0 10
ַם ם, ם ג'ב-2	B 3 B G 09	[D D]	a 7 a [a] 09
	D 2 B D 08	[00]	O.
ה ם, ם ו L-0 ו	07	[a a]	a 5 a a 07
ه ره _و	0 0 0 0 06	[aa]	040 006
ם ם ם	a 3 a [a]05	רב ם , רב ם ם ,	0 3 12 105
ا رو_ وا	0 2 0 0 04	(a a)	0 2 0 0 04
ָם ס, ם ו L-0 י	0 1 0 0 03	[a a]	a 1 a a 03
[0 0] 0	0 0 0 0 02 3 4 0 02	ا ا	0 0 0 0 02 3 4
	01		101
O 0 2	⊚ [<u>n</u>]∞	0	⊙ <u>□</u> 00


SWITCH AS PART OF 12A CONCENTRATOR GRID. 12B GRID SWITCH OMITS COLUMN 2.

REMREED SWITCH IN 13B CONCENTRATION GRID

No. 1/1A ESS Technical Aids Handbook


Issue ! August, 1982

STRAPPING 296D FOR LOOP START, GROUND START, AND NO-TEST VERTICAL




STRAPPING FOR LOOP-START FIGURE A

STRAPPING FOR GROUND-START FIGURE B





STRAPPING FOR NO-TEST LEN (WITHOUT 23A APPARATUS) FIGURE C FOR STRAPPING NO-TEST
VERTICAL CONNECTION ON
12B OR 13B CONCENTRATOR
GRID USING 23A APPARATUS
UNIT, SEE SD1A325 (2:1
LSF) OR SD1A326 (4:1 LSF).



* NO. 4 WIRE ROD IS CUT BETWEEN THE FRONT AND BACK FERROD UNIT

Wiring Arrangement of Type 1B Ferrod Sensor Assembly





METHOD OF PERFORMING TEST

Whenever a network connection is completed in the ESS office, a supervisory check is made to verify the continuity of the newly established path. In theory this test should detect opens in the trunks or switching network. In fact, many of the failure messages are a result of line or trunk problems external to the ESS machine.

Issue 1 August, 1982 SUPF (cont'd)


POSSIBLE CAUSES OF TROUBLE

- 1. Broken cross-connect on trunk frame.
- Defective trunk units or switches (trk ckt to line path).
- 3. Split pulse paths in the ESS network.
- 4. Crossed lines on the MDF or in the cable. Tip of one line crossed to the ring of another causes excessive supervisory failures.
- Application of breakdown tone to a line. Voltmeter tests of such lines will not show a DC trouble, and the line must be monitored to detect the tone.
- 6. JGF plug or jack troubles.
 7. Crosses or grounds on lines which fall between the catumation noi
- 7. Crosses or grounds on lines which fall between the saturation point of the line ferrod ($\sim 4800-5200$ and a CDPR or RA trunk (~ 2700 a). LEN to CDPR path.

MEANS OF REDUCING FAILURES

- 1. Application of cable tone to a line only with the coils removed.
- Close surveillance of T-T supervision failures to identify bad trunks.
- Repeated failures to one switch frame could indicate either a split pulse path of a deteriorating pulser.





METHOD OF PERFORMING TEST

While ringing current is being applied to a line, an AC continuity check is made to assure that sufficient current is flowing in the circuit. This test will detect open lines or keysets with insufficient capacitance.

In this test the failure will not be printed out until after the originating party abandons the connection. If the ringing is tripped, for any reason, the failure message will not be printed.


POSSIBLE CAUSES OF TROUBLE

- 1. Defective switches or ringing trunks.
- 2. Open cross connect on MDF.
- Lines put into translations too soon or not removed properly when service has been discontinued.
- 4. 400B keyset unit is the primary cause. Due to its design, causes false failures.

MEANS OF REDUCING FAILURES

- 1. Analyze printouts for repeated failures to the MLHG.
- 2. Periodically check the RC failures for repeated ringing trunk failures.
- 3. Coordinate cross connect work with service order TTY entries.

FCG



METHOD OF PERFORMING TEST

When a network connection is established, it is checked for the presence of a false cross or ground on the tip and ring connection. This test is performed with stage 0 of the LSF open to remove the line. However, the trunk unit is associated with the test since the crosspoints of the TSF are closed. Generally failures of this type indicate a problem within the ESS trunk or network.


The FCG test is made from the No Test Vertical associated with the JSF. When attempting to isolate a failure in the combined mode, one controller cannot test for FCG in the grids normally controlled by the other controller. By removing a JSF controller, half of the FCG testing in that frame is eliminated.


POSSIBLE CAUSES OF TROUBLE

- Cross connect touching on TDF.
- JGF crosses in plugs or jacks.
- 3. Defective switches (closed trunk cutoff).
- 4. Stuck "F" switches.
- Defective trunk units

MEANS OF REDUCING FAILURES

- Logging all failures to identify patterns early.
 Use "MNO2 MISC" messages on mtce TTY to identify trunks associated with transient FCG failures.






0100 0000 0000 0001 1010 0010 0100 0000 0000 0000 -- BITS ON PU ADDR BUS


FSCN failures indicate that the signal distributor either failed to see a MLR (magnetic latching relay) operate or release.

FSCN EXT

18 NN1Ø FSCN UTSD 9 991 919 91 1 997 1 19 9 9 9 9 9



MUT 18, 22, 24, 29



METHOD OF PERFORMING TEST


When an ESS line disconnects, a test is made to verify that the line equipment restores properly and thus will be able to detect a new origination. To perform the test, a resistance loop or ground is connected from the junctor switch frame to the line ferrod. This resistance simulates an origination and the line ferrod is scanned to see if it is saturated. Failure to saturate the line ferrod results in the error printout.

POSSIBLE CAUSES OF TROUBLE

- 1. Defective cutoff switch not closing through to line ferrod.
- Translations incorrect or line ferrod wiring incorrect.
 Tip ground from a blown coil on MDF or T-T cross.
- 4. Open "F" switch contacts or troubles in the restore verify circuit.

MEANS OF REDUCING FAILURES

- Check ALIT printout every morning to pick up failures from previous night's automatic line insulation tests.
- Periodically check the RVFY printouts for failure patterns to one particular JSF.



CONTINUOUSLY CLOSED CROSSPOINT ON THE RING SIDE OF THE LINE.

METHOD OF PERFORMING TEST


Prior to applying either dial tone or ringing current to a line, a power cross test is made. This test looks for the presence of a positive foreign potential in excess of 50 volts.

POSSIBLE CAUSES OF TROUBLE

- 1. Crosses with power lines.
- CDPR trunk low sensitivity.
- 3. Positive DC on subscriber line.
- 4. Incorrect use of cable breakdown set.


MEANS OF REDUCING FAILURES

- 1. Adherence to standard practices when using breakdown sets.
- 2. Investigating each PX that is received.



PRIOR TO RINGING THE CALLED SUBSCRIBER, A PRE-TRIP TEST IS MADE TO INSURE THAT A FALSE TRIP OF RINGING WILL NOT OCCUR CAUSING A FALSE AMA OR COIN CHARGE TO BE MADE AGAINST THE ORIGINATING CUSTOMER.

TIP AND RING REVERSAL IN THE PATH WILL CAUSE AN LLR.
LOW T-R RESISTANCE IN CALLED SUBSCRIBER LINE OR RINGING TRUNK CIRCUIT.



TIP PARTY HAS 1000 a GROUND (OFF HOOK)
RING PARTY HAS NONE.
THIS CAN BE TESTED VIA LTTP OR STATION RINGER TEST CODE.

TWO PARTY TESTS ARE MADE ON ORIGINATING SUBSCRIBER LINE - ONE IS MADE PRIOR TO DIAL TONE (PT1) AND ANOTHER IS MADE AFTER ALL DIGITS ARE DIALED (PT2).

IF ONE TEST SHOWS RING PARTY AND SECOND TEST SHOWS TIP PARTY OR VICE VERSA, A LINE SECURITY SCAN FAILURE EXISTS. THE POSSIBILITY OF CHARGING THE WRONG CUSTOMER CAN OCCUR.

SECTION 8

JUNCTOR (J) FRAME

(J1A031D)

CONTENTS

JUNCTOR SCANNER, UNIT TYPE 17

SD-1A214

CD-1A214

PK-1A027 SCANNER RAW DATA DOC

TLM-1A214

ED-1A170-16

AND

JUNCTOR SIGNAL DISTRIBUTOR (JSD), UNIT TYPE 18

SD-1A216

CD-1A216

TLM-1A216

ED-1A170-16

SUPPORTING DOCUMENTATION

TLM-1A110 JUNCTOR

SD-1A119 COMMUNICATIONS BUS CKT

SD-1A129 MISCELLANEOUS CKT

BSP 231-049-315 JUNCTOR REDISTRIBUTION-RECENT CHANGE AND VERIFICATION

TOP 231-051-001

F, S, AND T POINT LAYOUT - JUNCTOR SCANNER

				CONTROLLER SCAN POINTS
	F	S	Т	CONDITION
0	0	0	0	POWER ON (OLD)
	0	0	-	
2	0	_	0	
3	0	-	_	POWER ON (NEW)
4	1	0	0	
5	-	0	_	
6		_	0	
7	_	-	١	POWER OFF

OCTAL ORDER LAYOUT - JUNCTOR SCANNER

22	10	9		7	6	4	3	0
		MST	SIG	ROW	LST	SIG ROW		

LAYOUT TO DISPLAY SCAN POINTS AT MASTER CONTROL CENTER

JUNCTOR SCANNER ROW

CODE = 010


22 21	20 18	17 15	14 10	9	8 5	4 3	2	1	0
	CODE		FRAME NUMBER	BAY	HMP-1	۷F	CKT	PORT	

	<u> </u>			CONTROLLER SCAN POINTS
	F	S	Т	CONDITION
0	0	0	0	IDLE
T	0	0	-	QUAR
2	0	1	0	
3	0		-	TPAQ
4	ı	0	0	ENABLED
5	-	0	1	
6	ı	1	0	TPA
7	1	-	_	POWER OFF

OCTAL ORDER LAYOUT - JUNCTOR SIGNAL DISTRIBUTOR

22 11	10	9	8 5	4 3	2	1 0
	OPR	BAY	HMP-1	Vŀ	CKT	RELAY

OPR = 0 OPERATE = 1 RELEASE



SSD - JCT SSD

CMT

		IN	OUT			IN	CUT	IN	OUT
	MISC	080-03	080-62	080-63	180-03	080-11	080-12	180-12	180-11
AR	050	201	201			216	216	216	216
ARM	060	001	001			21 5	215	215	215
BR	051	202	202			214	214	214	214
BRM	061	002	002			213	213	213	213
DR	052	203	203			212	212	212	212
DRM	062	003	003			211	211	211	211
DF	054	205	205			206	206	206	206
DFM	064	005	005			205	205	205	205
AP	053	204	204			208	208	208	208
APM	063	004	004			207	207	207	207
FO	032	206/212			206	204	· · · · · · · · · · · · · · · · · · ·		204
FOM	042	006/012			006	203			203
S0	033	207	•		207	202			202
SOM	043	007			007	201			201
TO	034	208			208	018			018
TOM	044	008			008	017			017
F1	035	/213			201	016			016
F1M	045	/013			001	015			015
S1	036				202	014			014
S1M	046				002	013			013
T1	037				203	012			012
TlM	047				003	011			011
SC003			006			217			
SC013			007			/			
SC00			206			218			
SC10			207						

FOR 288 MISC TS


FOR 355A TS

FOR 355A TS


MUT

TO BALANCE TERMINATION FOR JUNCTOR CKT. DIAG.

NETWORK CONNECTION (VIA NO-TEST VERTICAL)



0101



Wiring Arrangements of Type 1C or 1D Ferrod Assembly

USD, JSD POINT NUMBERS

	H A L F		FIELO	Q U A D R		R O W																															
		'		N		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
1			7	0	11	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3
	0		3	1		32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	51	62	6:
	i	'		2	$\rfloor \lfloor$	64	65	66	67	48	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
Į				3][96	97	98	9 9	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	12
,			_						,		,																										
				0																												154					
1	,	3	.	1		_	_		₩	-	<u> </u>	—						-	<u> </u>													18€	:	i	i		
İ	-	"		2																												218					
	لـــا	L		3	2	24	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

SECTION 9

JUNCTOR GROUPING (JG) FRAME (12-FILE) J1A085A

CONTENTS

SD-1A340 CD-1A340 ED-1A341-10

SUPPORTING DOCUMENTATION

BSP 820-110-151

	0	1	2	3	4	5	6	7
7	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 7	SHELF 7	SHELF 7	SHELF 7	SHELF 6	SHELF 6	SHELF 6	SHELF 6
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7
6	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 6	SHELF 6	SHELF 6	SHELF 6	SHELF 7	SHELF 7	SHELF 7	SHELF 7
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7
5	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 5	SHELF 5	SHELF 5	SHELF 5	SHELF 4	SHELF 4	SHELF 4	SHELF 4
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7
SWITCH S	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 4	SHELF 4	SHELF 4	SHELF 4	SHELF 5	SHELF 5	SHELF 5	SHELF 5
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7
.MS	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 3	SHELF 3	SHELF 3	SHELF 3	SHELF 2	SHELF 2	SHELF 2	SHELF 2
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7
2	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 2	SHELF 2	SHELF 2	SHELF 2	SHELF 3	SHELF 3	SHELF 3	SHELF 3
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7
1	JGP EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 1	SHELF 1	SHELF 1	SHELF 1	SHELF 0	SHELF 0	SHELF 0	SHELF 0
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7
0	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD	JGF EVEN	JGF ODD
	SHELF 0	SHELF 0	SHELF 0	SHELF 0	SHELF 1	SHELF 1	SHELF 1	SHELF 1
	PLUG 0	PLUG 1	PLUG 2	PLUG 3	JACK 4	JACK 5	JACK 6	JACK 7

JSF	GRID		HEI	F	
		0	2	4	6
		1	3	5	7_
	3	00	10	20	30
3	2	33	03	13	2 3
3	1	32	02	12	22
	0	31	01	11	21
	3	30	00	10	20
2	2	23	33	03	13
2	1	22	32	02	12
	0	21	31	01	11
	3	20	30	00	10
1	2	13	23	33	03
Τ.	1	12	22	32	02
	0	11	21	31	01
	3	10	20	30	00
0	2	03	13	23	33
U	1	02	12	22	32
	0	01	11	21	31
PLUC	TER	1IN	AL S	TR	P

JSF	GRID	
	3	33
3	2	32
J	1	31
	0	30
	3	23
2	2	22
2	1	21
	. 0	20
	3	13
1	2	12
-	1	11
	0	10
	3	03
0	2	02
١	1	01
L	0	00
JACI	CON	NECTOR

JNN= 00 0 0 0 0 0 LEVEL SEE CHART TO DETERMINE ODD/EVEN-SHELF-PLUG/JACK SWITCH SEE PLUG/JACK CHART TO DETERMINE TERMINAL FRAME

NETWORK DETERMINE VF LOCATION AT JGF

SHELF				GF 01 ODD			TNOI	00 x L	LNOI	CN00	705	100 JOI	10r 00r	J02	LNOO	LNOI	NO0	TWOI			JGF EVE			
J 7										67.65		67.65	66.64		66.64									
Р										73.71		73.71	72.70		72.70									
) 6										77.75		77.75	76.74		76.74						<u> </u>			
Р							<u> </u>			63.61		63.61	62.60		62.60						<u> </u>			
J 5		ļ	<u> </u>							47.45		47.45	46.44		46.44		<u></u>							
P			ļ		ļ					53.51		53.51	52.50		52.50									
j 4			<u> </u>							57.55		57.55	56.54		56.54									
Р			<u> </u>							43.41		43.41	42.40		42.40									
J 3							ļ			27.25		27.25	26.24		26.24									
Р			<u> </u>							33.31		33.31	32.30		32.30									
J 2										37.35		37.35	36.34		36.34									
Р										23.21		23.21	22.20		22.20									
J I							ļ			07.05	·	07.05	06.04		06.04									
Р										13.11		13.11	12.10		12.10									
J 0										17.15		17.15	16.14		16.14									
Р										03.01		03.01	02.00		02.00									
	12	11	10	9	8	7	6	5	4	3	2	1	12	11	10	9	8	7	6	5	4	3	2	1

SECTION 10

TRUNK PANELS (TRK PNLS)

CONTENTS

TLTP

TRUNK AND LINE TEST

J1A042A&B

UNIT TYPE 8 (MEMBER NUMBER = 0)

SD-1A132

CD-1A132

ED-J1A042

TLTP

TRUNK AND LINE TEST

J6A001A

UNIT TYPE 8 (MEMBER NUMBER = 0)

SD-6A005

CD-6A005

ED-J6A001-A

STTP

SUPPLEMENTARY TRUNK TEST

J1A042C

UNIT TYPE 8 (MEMBER NUMBER >0)

SD-1A256

CD-1A256

ED-1A042C

MTTP

MANUAL TRUNK TEST POSITION

J1A042F

UNIT TYPE 8 (Member Number >0)

SD-1A418

CD-1A418

ED-1A042

SUPPORTING DOCUMENTATION

BSP 820-502-150

TLTP, STT, OR MTTP* TESTING ORDER FORMAT

LAMP INDICATIONS

EQUI	PMENT	STATE

Steady - TNN is idle 60 IPM - Locked out

120 IPM - Disabled

REG LAMP

Steady - Traffic idle 60 IPM - Traffic busy

PROGRESS AND ERROR

5 second steady - Success

60 IPM - System failure 120 IPM

- Translation or

human error

* Status lamps indicate status of TNN

TEST CODES XX

First Digit

- No substitute trunk Use substitute trunk
- Repeat test 32 times
- Repeat with sub. trunk
- Raw data print
- Raw data with sub. trunk
- Raw data repeat
- Raw repeat with sub. trunk

Second Digit

Normal automatic trunk prog. TST

Permanent busy TST Synchronous TST

Non-synchronous TST

Not used

Continuity and polarity TST

Same as "0" but remove all failing

trunks from service on a T.G. DGN

TRUNK TESTING

PRIOR TO 1E6, 1AE6

DIAGNOSE A TNN

Keys: TRK, TST, OP TT Dial: TNN, XX, START

DIAGNOSE A TRK GRP

Kevs: TRK, TST

TT Dial: TGN, XX, START

1E6, 1AE6 AND LATER OR MTTP

DIAGNOSE A TNN

TRUNK/TNN, TST Kevs: TT Dial: TNN, *, XX, #

DIAGNOSE A TRK GRP

Keys: TST

TT Dial: TGN, *, XX, #

OPERATION OF CPD POINTS

TNN ON ACCESS TRUNK (1 - 3)

PRIOR TO 1E6, 1AE6

Keys: TST, OP

TT Dial: A, B, C, D, START

1E6, 1AE6 AND LATER

Keys: TST, TRK/TNN
TT Dial: *, A, B, C, D, #

CPD POINT RELAY ACCESS TRUNK GROUP CKT SD PT OP/REL 0 A 1 - 3 9 0 0 - 9 1 B 1 - 3 9 1 0 - 9 2 C 1 - 3 9 2 0 - 9 3 D 1 - 3 9 3 0 - 9 4 E 1 - 3 9 4 0 - 9 5 F 1 - 3 9 5 0 - 9 6 G 1 - 3 9 6 0 - 9 7 H 1 - 3 9 7 0 - 9 8 J 1 - 3 9 7 0 - 9 9 K 1 - 3 9 9 0 - 9 10 L 1 - 3 8 0 0 - 9 11 M 1 - 3 8 1 0 - 9 12 N 1 - 3 8 2 0 - 9 13			(A)	(B)	(C)	(D)
1 B 1 - 3 9 1 0 - 9 2 C 1 - 3 9 3 0 - 9 3 D 1 - 3 9 4 0 - 9 5 F 1 - 3 9 5 0 - 9 6 G 1 - 3 9 6 0 - 9 7 H 1 - 3 9 7 0 - 9 8 J 1 - 3 9 7 0 - 9 9 K 1 - 3 9 9 0 - 9 10 L 1 - 3 8 0 0 - 9 11 M 1 - 3 8 1 0 - 9 12 N 1 - 3 8 2 0 - 9 13 0 1 - 3 8 3 0 - 9 14 P 1 - 3 8 4 0 - 9		RELAY		GROUP		OP/REL
	1 2 3 4 5 6 7 8 9 10 11 12 13 14	BCDEFGHJKLMNOP	1 - 3 1 - 3	99999999988888	1 2 3 4 5 6 7 8 9 0 1 2 3	0 - 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9


OP/REL 0 CPD POINT RESET 1 CPD POINT SET 2 4 RELAY RELEASE (COMMON) 5 RELAY OPERATE (COMMON)
RELAY RELEASE (INT APPL) 6 7 RELAY OPERATE (INT APPL) 8 RELAY RELEASE (INDIVIDUAL) 9 RELAY OPERATE (INDIVIDUAL)

REFERENCE: HB 275 SECT 520 AND 523

BSP 231-130-301

TOP 231-050-006 (1E6/1AE6)

TOP 231-050-007 (MTTP, 1E7/1AE7) TOP 231-050-008 (STTP, 1E7/1AE7) TOP 231-050-009 (TLTP, 1E7/1AE7)



ASSOCIATION OF STT/MTTP ACCESS TRUNK NUMBER TO SD1A322-01 PORT (2-WIRE ONLY) AND THN CONTAINED IN WORDS 6, 7, AND 8 OF UNIT TYPE 8 TRANSLATION (SECT 30, PA 591003) NO. 1 ESS (SECT 256, PA6A002) NO. 1A ESS.

REPEATEDLY OPERATE RELAY OR CPD POINT ON TRUNKS HELD ON ACCESS TRUNKS

```
BASIC FOUR DIGIT CODES
0100
          SIEZE POB
03ab
         TIME DELAY
                    a = Quantity of 250 msec delays
b = Quantity of 25 msec delays (0-9)
0600
          IGNORE RELAY FAILURES
```

0200 ACTIVATE POB

0500 TERMINATE TEST (Zero the POB)

EXAMPLE OF REPEATEDLY OPERATING THE A, B, AND C RELAYS OF A TNN ON ACCESS 1

1919 OPERATE B RELAY 0320 DELAY 500 msec 1929 OPERATE C RELAY 0310 DELAY 250 msec 1908 RELEASE A RELAY 0310 DELAY 250 msec 1918 RELEASE B RELAY 0310 DELAY 250 msec 1918 RELEASE B RELAY 0310 DELAY 250 msec 1928 RELEASE C RELAY 0310 DELAY 250 msec 1928 RELEASE C RELAY 0310 DELAY 250 msec 1928 RELEASE C RELAY 0310 DELAY 250 msec 1930 ACTIVATE PAR 0310 ACT	0320 1929 0310 1908 0310 1918 0310 1928 0310	DELAY 500 msec OPERATE C RELAY DELAY 250 msec RELEASE A RELAY DELAY 250 msec RELEASE B RELAY DELAY 250 msec RELEASE C RELAY DELAY 250 msec	2. OPERATE "TEST", "OP" 3. DIAL FOUR DIGITS, THEN "ST" FOR EACH STEP 4. TO TERMINATE TEST, DIAL 0500, "ST" (1E6, 1AE6 AND LATER OR MTTP) 1. BRING TRUNK UP ON ACCESS 2. OPERATE "TEST" 3. RELEASE "TRUNK/TNN" AND "OP"
0200 ACTIVATE POB 3. RELEASE "IRUNK/INN" AND "DP" 4. DIAL *, FOUR DIGITS AND "ST/#" FOR EACH S'	0200	ACTIVATE POB	4. DIAL *, FOUR DIGITS AND "ST/#" FOR EACH STE 5. TO TERMINATE TEST, DIAL 0500, "ST/#"

RINGING & TONE PLANT LEAD FUNCTIONS

LEÃĎ	ESS DESIG	FUNCTION
AR1		AUDIBLE RINGING TONE
AR2		и и и
AR3		и и
AR30	·	PRECEDENCE AUD RING TONE, 30 IPM
BT1	ВТ	BUSY TONE, CONTINUOUS
вт3	BT60	BUSY TONE, 60 IPM
BT4	BT120	BUSY TONE, 120 IPM
нтт	нт	HIGH TONE, CONTINUOUS
HT2	HT120	HIGH TONE, 120 IPM
HT3	HT60	HIGH TONE, 60 IPM
MT1		CALL WAITING TONE
MT2		BUSY VERIFICATION TONE
PT		PREEMPT TONE
ROH		RECEIVER OFF HOOK, PERMANENT SIG
SAR1		SIMULATED AUDIBLE RINGING
SAR2		я п п
SAR3		п и п
TT		DIAL TONE

REFERENCES - J87801A 812A RINGING & TONE J86834A 808A RINGING & TONE

SD81737 812A

SD1A218 TONE OR REC ANN CKT

Section 11

TRUNKS AND SERVICE

CONTENTS

<u>Schemati</u>	c Drawing	Number	<u>Page</u>
03501-01	through	1A166-02	1
1A168-05	through	1A181-01	2
1A184-01	through	1A211-01	3
1A218-01	through	1A237-05	4
1A238-01	through	1A287-01	5
1A295-01	through	1A359-01	6
1A360-01	through	1A389-01	7
1A390-01	through	1A462-01	8
1A473-01	through	97757-01	9

TRUNK AND SERVICE CIRCUIT SCHEMATIC DRAWING INDEX

03501-01 035 1A121-02 NONE 1A130-01 100 1A130-01 105 1A141-01 050 1A141-01 050 1A142-01 095 1A1447-01 NONE J1A043BF-1 1A147-01 NONE J1A041BB-1 1A147-01 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A150-01 052 1A152-01 054 1A155-01 057 1A157-01 077 1A157-01 077 1A157-01 077 1A160-01 103 1A163-02 016 1A163-02 049 1A163-02 049 1A163-02 049 1A163-02 049 1A163-02 049 1A163-02 049 1A163-02 049 1A163-02 049 1A163-02 049 1A163-02 049 1A163-05 016 1A164-01 1A1647-01 1A16
1A130-01 100 J1A033FB-1 1A130-01 100 J1A033FB-1 1A141-01 050 J1A033FK-1 1A142-01 095 J1A046B-1 1A147-01 NONE J1A041BB-1 1A147-01 NONE J1A041BB-1 1A147-01 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A150-01 052 J1A033FL-2 1A150-01 055 J1A033FC-2 1A150-01 057 J1A033FC-1 1A150-01 057 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A150-01 070 J1A033FS-1 1A163-02 016 J1A033CA-1 1A163-02 049 J1A033CA-2
INT APLQ IA133-01 100
1A133-01 106
1A141-01 050
IA142-01 095
1A146-01 102
1A147-01 NONE
1A147-01 NONE J1A041BA-1 1A147-01 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A150-01 052 J1A033FL-2 1A153-01 055 J1A033FS-1 1A157-01 057 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A153-01 077 J1A033FS-1 1A163-01 077 J1A033CA-1 1A163-01 079 J1A033CA-1 1A163-01 079 J1A033CA-1 1A163-01 079 J1A033CA-1 1A163-01 079 J1A033CA-1 1A163-02 016 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2
1A147-01 NONE J1A041BB-1 1A147-02 NONE J1A041BB-1 1A150-01 052 J1A033FL-2 1A153-01 055 J1A033FG-2 1A155-01 057 J1A033FS-1 1A157-01 057 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A163-01 016 J1A033CA-1 1A163-01 049 J1A033CA-1 1A163-02 016 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2
1A147-02 NONE J1A041BD-1 1A150-01 052 J1A033FL-2 1A152-01 054 J1A033FG-2 1A153-01 055 J1A033FB-1 1A157-01 057 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A163-01 016 J1A033CA-1 1A163-01 049 J1A033CA-1 1A163-02 016 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2
T PRES DET 1A152-01 054
TA153-01 055 J1A033FE-1 1A155-01 057 J1A033FM-2 1A157-01 058 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A163-01 016 J1A033CA-1 1A163-01 049 J1A033CA-1 1A163-02 016 J1A033CA-1 1A163-02 016 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2
1A155-01 057 J1A033FM-2 1A157-01 058 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033GT-1 1A157-01 077 J1A033GT-1 1A157-01 077 J1A033FS-1 1A163-01 016 J1A033GA-1 1A163-01 049 J1A033GA-1 1A163-02 016 J1A033GA-2 1A163-02 049 J1A033GA-2 1A163-02 049 J1A033GA-2 1A163-02 049 J1A033GA-2 1A163-02 049 J1A033GA-2 1A163-02 049 J1A033GA-2
1A157-01 058
1A157-01 077 J1A033FS-1 1A157-01 077 J1A033GT-1 1A157-01 077 J1A033GT-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A157-01 077 J1A033FS-1 1A163-01 103 J1A033FA-1 1A163-01 049 J1A033CA-1 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2
1A157-01 077 J1A033GT-1 1A157-01 077 J1A033GT-1 1A157-01 077 J1A033FS-1 1A160-01 103 J1A033FA-1 1A163-01 016 J1A033CA-1 1A163-01 049 J1A033CA-1 1A163-02 016 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2
1A157-01 077 J1A033FS-1 1A160-01 103 J1A033FA-1 1A163-01 016 J1A033CA-1 1A163-01 049 J1A033CA-1 1A163-02 016 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2 1A163-02 049 J1A033CA-2
1A160-01 103 J1A033FA-1 AUX L 1A163-01 016 J1A033CA-1 MD 2-WAY TRK DP (INCOMING BY-LINK) 1A163-01 049 J1A033CA-1 MD 2-WAY TRK DP 1A163-02 016 J1A033CA-2 TWO-WAY TRK DP (INCOMING BY-LINK) 1A163-02 049 J1A033CA-2 DP
1A163-01 016 J1A033CA-1 MD 2-WAY TRK DP (INCOMING BY-LINK) 1A163-01 049 J1A033CA-1 MD 2-WAY TRK DP 1A163-02 016 J1A033CA-2 TWO-WAY TRK DP (INCOMING BY-LINK) 1A163-02 049 J1A033CA-2 DP
1A163-01 049 J1A033CA-1 MD 2-WAY TRK DP 1A163-02 016 J1A033CA-2 TWO-WAY TRK DP (INCOMING BY-LINK) 1A163-02 049 J1A033CA-2 DP
1A163-02 016 J1A033CA-2 TWO-WAY TRK DP (INCOMING BY-LINK) 1A163-02 049 J1A033CA-2 DP
1A163-02 049 J1A033CA-2 DP
IMIGG OF CTS CITACOUT - THE CTS CTS CTS CTS CTS CTS CTS CTS CTS CTS
1A163-05 016 J1A088CA-1 TWO WAY TRK DP PULSING (INCOMING BY-LINE)
1A163-05 016 J1A088CA-1 TWO WAY TRK DP PULSING (INCOMING BY-LINE) 1A163-05 049 J1A088CA-1 TWO WAY TRK DP
1A165-01 002 J1A032BB-1 MD OGT LOC TDM
1A165-02 002 J1A032BB-2 OGT LDC TDM
1A165-05 002 J1A084BB-1 Outgoing Trunk Local and Tandem
1A166-01 004 J1A032AB-1 MD INC TRK LOC TDM
1A166-02 004 J1A032AB-2 INC TRK LDC TDM
1A166-02 178 J1A032AB-2 INC TRK LOC TDM

SRV CKT SCHEMATIC DRAWING INDEX

SD NBR	CODE	J DRAWING	TITLE
1A166-05		J1A084AB-1	Incoming Trunk Local and Tandem
1A166-05		J1A084AB-1	INCOMING TRUNK LOCAL AND TANDEM
1A166-05		J1A084AB-1	INCOMING TRUNK LOCAL AND TANDEM
1A168-01		J1A033DB-2	RING 1 & 2 PTY
1A168-05		J1A088DB-1	RINGING CIRCUIT FOR INDIVIDUAL AND 2 PARTY
1A169-01		J1A033BA-1	OGT 3CL SWBD
1A169-05		J1A088BA-1	OGT TRK TO SWBD 3CL
1A172-01		J1A033DC-1	TL CUT THRU FOR LOCAL OFFICE ORIGINATING
1A172-01		J1A033DC-1	CUST DP RCVR
1A172-01		J1A033DC-1	TT CALL DET AND CUST DP RCVR
1A172-05		J1A088DC-1	CUSTOMER DIAL PULSE RECEIVER
1A172-05		J1A088DC-1	TOUCH-TONE CALLING RECEIVER/CUSTOMER DIAL PULSE RECEIVER
1A173-01		J1A033DD-2	TL CUT THRU FOR LOCAL OFFICE ORIGINATING
1A173-01		J1A033DD-2	TL CUT THRU SERVICE FOR DISTANT OFFICE ORIGINATING
1A173-01		J1A033DD-2	TT & INC TIE TRK COMBINATION
1A173-01		J1A033DD-2	TT CALL DET AND CUST DP RCVR
1A173-01		J1A033DD-2	TOUCH-TONE DP RECEIVER HILD 4W SWITCHING
1A175-01		J1A033DF-2	MF XTMR/SD COMBINATION
1A175-01		J1A033DF-2	MF XMTR
1A176-01		J1A0328C-3	NET ACS
1A176-01		J1A032BC-2	MD NET ACS
1A178-05		U1A084BC-1	Network Access
1A177-01	009	J1A033BB-2	OTG VERIF REQ & INCPT
1A177-05 (009	J1A088BB-1	OTG VERIF REQ & INCPT VERIFICATION REQUEST AND INTERCEPT
1A178-01	028	U1A033DH~1	TL CUT THRU SERVICE FOR DISTANT OFFICE ORIGINATING
1A178-01 (J TA033DH-1	TT & INC TIE TRK COMBINATION
1A178-01 (J1A033DH-1	TRK DP RCVR
1A179-01 (J1A033DL-1	TL CUT THRU FOR LOCAL OFFICE ORIGINATING
1A179-01 (J1A033DL-1	TL CUT THRU SERVICE FOR DISTANT OFFICE ORIGINATING
1A179-01 C		J1A033DL-1	TRK DP XMTR
1A180-01 C	-	J1A033DN-1	RP REC
1A181-01 C	71	J1A033DN-1	RP XMTR

11-2

AND

SERVICE

CIRCUIT

```
l Aids Handbook
```

Technic

```
CODE J DRAWING
                             TITLE
SD NBR
                            INC TRK 3W
              J1A032AD-3
1A184-01 017
              J1A032AD-2 MD INC TRK 3W
1A184-01 017
                            Incoming Trunk 3rd Wire Coin Control
              J1A084AD-1
1A184-05 017
                            INC TRK LTD NO. 14 OR NO. 3
1A186-01 018
              J1A033AA-1
                            OGT LTD
              J1A032BD-2
1A187-01 011
              J1A032BD-1 MD OGT LTD
1A187-01 011
                            Outgoing Trunk to Test Desk #14
              J1A084BD-1
1A187-05 011
                            RING TRK
              J1A033DK-2
1A188-01 072
                             DGT RSD NO. 2
1A190-01 012
              J1A032BE-3
                             Outgoing Trunk to Repair Service Desk #2
1A190-05 012
              J1A084BE-1
              J1A032BE-2 MD OGT RSD No. 2
1A190-31 012
              J1A032CB-1 MD TWO-WAY TRK
1A192-01 013
              J1A032CB-2
                             TWO-WAY TRK
1A192-02 013
                             Two Way Trunk for Swbd No. 3CL
              J1A084CB-1
1A192-05 013
              J1A032DB-3
                             IAO TRK
1A193-01 074
              J1A032DB-2 MD 1A0 TRK
1A193-01 074
              J1A084D8-1
                             Intraoffice Trunk
1A193-05 074
             J1A033DP-1
                             PCI TRMTR
1A195-01 075
             J1A033DS-1
                             PCI XMTR TST
1A198-01 078
                             TT STA/RNGR TST COMB W/O AUTOMATIC SPEED CHECKING OF TT DIALERS
1A199-01 077 J1A033FR-1
                             TT STA RNGR TST COMB WITH AUTOMATIC SPEED CHECKING OF TT DIALERS
1A199-01 077
              J1A033FR-1
                             OGT TO XBAR TDM OR TSPS NO. 1
1A203-01 015 J1A032BF-2
1A203-01 015 J1A032BF-1 MD OGT TO XBAR TDM
                             Outgoing Trunk to XBAR Tandem or TSPS No. 1
              J1A084BF-1
1A203-05 015
                             REM MA SCAN APLQ
1A210-01 104 J1A033GA-1
1A211-01 062
              J1A033DR-1
                             COIN CONTROL
```

SD NBR	CODE	J DRAWING		TITLE
1A218-01	078	J1A032DC-2		TONE OR ANN
1A218-01	078	J1A032DC-1	MD	TONE OR ANN
1A218-05	078	J1A084DC-1		Tone or Recorded Ancmt
1A220-01	003	J1A033AB-2		INC TRK SXS
1A220-01	003	J1A033AB-1	MD	INC TRK SXS
1A220-05	003	J1A088AB-1		INC TRK FROM SXS /REV BATTERY SUPERVISION
1A221-01		J1A033DT-3		ANN
1A221-01		J1A033DT-1	MD	AUD R & REC ANN
1A221-05		J1A088DT-1		AUDIBLE RING AND RECORDED ANCMT
1A222-01		J1A033DU-1		PS-PARTIAL D HOLD
1A222-05		J1A088DU-1		PERMANENT SIGNAL PARTIAL DIAL HOLDING
1A223-01		J1A033BE-1		OGT TO 3C OR 3CL SWBD
1A223-05		J1A088BE-1		OGT TRK TO SWBD 3C OR 3CL
1A224-01		J1A033AC-1		INC TRK FROM SWBD 3C OR 3CL
1A224-05		J1A088AC-1		INK TRK FROM SWBD 3C OR 3CL
1A225-01		J1A033FW-1		COMB MW & LP AROUND TST
1A226-01		J1A033FT-1		CONT-POL TEST
1A227-01		J1A033FU-1		TRMSN TST TERM
1A228-01		J1A033FV-1		REM SIG DIST APLQ
1A231-01		J1A033FY-1		GRD CROSS DET
1A234-01		J1A033FF-1		PS MON LO
1A235-01		J1A033FN-1		CS MON LO
1A236-01		J1A033CB-1		TWO-WAY TRK MF 4W
1A236-02		J1A033CB-2		TWO WAY TRK MF PULSING
1A236-05		J1A088CB-1		TWO WAY TRUNK MF PULSING
1A237-01		J1A033CC-1		TWP-WAY TRK DP-4W TERM
1A237-01		J1A033CC-2	MD	2-WAY
1A237-01		J1A033CC-2	MD	2-WAY TRK DP 4W TERM
1A237-02		J1A033CC-3		TWO WAY TRUNK DP
1A237-02 (J1A033CC-3		TWO-WAY TRK DP (INCOMING BY-LINK)
1A237-05		J1A088CC-1		TWO WAY TRUNK DP
1A237-05 (048	J1A088CC-1	,	TWO WAY TRUNK DP (INCOMING BY-LINK)

TRUNK AND SERVICE CIRCUIT SCHEMATIC DRAWING INDEX

```
TITLE
SD NBR
         CODE J DRAWING
                          MD TWO-WAY TRK
1A238-01 1023
              J1A033CD~1
                             DP RPTR
1A239-01 035
              J1A033JD-1
                             DP REPEATER WITH PULSE CORRECTION
              J1A088JD-1
1A239-05 035
                             LONG HAUL FX TRK
1A240-01 030
              J1A033CK-1
                              FX TRK
              J1A033CF-1
1A241-01 031
                              SHORT HAUL FX TRUNK WITH CITY OF DRIGIN APPLIQUE
1A241-01 159
              J1A033CF - 1
                          MD ATND LP
              J1A033DY-1
1A244-01 042
                              ATTNO TRK 2-WIRE
              J1A033JA-1
1A245-01 040
              J1A088JA-1
                              ATTENDANT TRUNK: 2-WIRE
1A245-05 040
              J1A033DW-1
                              MF RCVR
1A246-01 065
                              ATND TRK 4-WIRE
              J1A033JB~1
1A248-01 041
                              ATTENDANT TRUNK: 4-WIRE
1A248-05 041
              J1A088JB-1
              J1A033JC-1
                          MD 3 PORT CONF
1A249-01 043
                              6 PORT CONF
              J1A033JE-2
1A250-01 044
                              TWO-WAY MF
1A252-01 007
              J1A032CC-2
              J1AQ32CC-1
1A252-01 007
                           MD TWO-WAY MF
              J1A084CC-1
                              Two Way Trunk MF Pulsing
1A252-05 007
              J1A033BG-1
1A254-01 010
                              OGT CZ DIALING
              J1A033BF~1
                              OGT LOC CN OVT-STK C
1A255-01 014
              J1A033GB-1
1A261-01 108
                              P MS MON LO
1A262-01 199
              J1A033GD-1
                           MD TR DATA TRMTR
              J1A033GC-1
1A263-01 053
                              TT DETR TST
1A264-01 024
              J1A033CG-1
                              TWO-WAY TRK
1A266-01 025
              J1A032AE-1
                          MD INC TRK LOC TDM-DEL DIAL
              J1A032AE-2
                              INC TRK LOC TDMDEL DIAL
1A266-02 025
1A266-02 051
              J1A032AE-2
                              INC TRK LOC TDMDEL DIAL
1A266-05 025
              J1A084AE-1
                              Incoming Trunk W/Delayed Dial
               J1A084AE-1
                              Incoming Trunk W/Delayed Dial
1A268-05 051
1A283-01 042
              J1A033JF-1
                              ATNO LOOP WITH AUTONOMOUS TERMINATION
1A283-05 042
               J1A088JF-1
                              ATTENDANT LOOP TRUNK WITH AUTONOMOUS TERM
1A284-01 043
              J1A033JG-1
                              3-PORT CONF WITH AUTONOMOUS TERMINATION
1A284-05 043
               J1A088JG-1
                              3 PORT CONFERENCE WITH AUTONOMOUS TERM
                              TWO-WAY TRK DP FOR PREEMPT DETECTION
1A287-01 026
               J1A033CH-1
```

SRV CKT SCHEMATIC DRAWING INDEX

SD NBR CODE	J DRAWING	TITLE
1A295-01 059	J 1A033JH-1	COIN CONTROL
1A297-01 056	J1A033GJ-1	SPL L APLQ
1A300-01 027	J 1A033JJ- 1	TL CUT THRU FOR LOCAL OFFICE ORIGINATING
1A300-01 028	J1A033JJ-1	TL CUT THRU SERVICE FOR DISTANT OFFICE ORIGINATING
1A300-01 090	J1A033JJ-1	TL CUT THRU
1A302-01 NONE	J1A033CJ-1	DATA LINK CIRCUIT
1A303-01 033	J1A033JK-1	TEST COUPLER CIRCUIT
1A310-01 032	J1A033G S- 1	COMBINED MILLIWATT AND BALANCE TERMINATION TEST CIRCUIT
1A311-01 045	J1A033AD-1	CAMA INC TRK SXS
		CAMA INC FROM SXS
1A312-01 046	J1A032AF-1	CAMA INC TRK MF MF PULSING
1A312-05 046	J1A084AF-1	Incoming Trunk MF Pulsing
1A313-01 034	J1A033BH-1	CAMA OGT TRK TO CAMA, POS 3C OR 3CL SWBD
1A315-01 047		CAMA: OGT TO CAMA POS. IN REMOTE LOC -LOOP SIGNALING
	J1A033BK~1	CAMA: OGT TO CAMA POS. IN REMOTE LOCATION
1A317-01 NONE		CALL WAITING & CAMA SUSPENSION SIGNALING UNIT
1A318-01 NONE		CALL WAITING CAMA SUSPENSION SIGNALING UNIT
1A319-01 039		LINE ACCESS TRUNK
1A319-05 039		LINE ACCESS TRUNK
1A321-01 038		INCOMING TRUNK FROM TRAFFIC POSITION SYSTEM NO. 1
	J1A088AE-1	INC TRK FROM TSPS
	J1A033JP-1	NETWORK ACCESS AND TERMINAL BALANCE TEST ACCESS
	J1A033JR-1	ECHO SUPPRESSOR TEST TERMINATION
1A339-01 037		SWITCHING CONTROL CENTER TALK AND MONITOR CIRCUIT
	J1A033JS-1	SHORT HAUL FX TRUNK WITH CITY OF DRIGIN APPLIQUE
	J1A033JS-1	City of Origin Applique
1A353-01 201		Attendant Interface
1A358-01 084		Two Way Trunk ACD Service MF Pulsing
1A359-01 085 v	J1A033CN-1	Two Way Trunk ACD Service DP Pulsing

TRK & SRV CKT SCHEMATIC DRAWING INDEX

SD	NBR	CODE	J DRAWING		TITLE
1A3	860-01	158	J1A033CP-1		Foreign Exchange Trunk ACD Service
1A3	361-01	111	J1A090BA-1	MD	TWO WAY TRUNK HILO 4-Wire Switching
1A3	361-02	111	J1A090BA-2		Two Way Trunk HILO 4-Wire Switching
1A3	362-01	112	J1A0908B-1	MD	Two Way Trunk HILO 4-Wire Switching
143	362-02	112	J1A090BB-2		TWO WAY: E&M SURVN
1A:	364-01	114	J1A090BM-1	MD	DIR ACC TRK HILO 4-W Switching
1A:	364-02	114	J1A090BM-2		DIR ACC TRK HILD 4-W Switching
1A3	366-01	116	J1A091BB-1		INC TRK /SXS E&M SUPVN
1A:	366-02	116	J1A091BB-2		INC TRK/SXS E&M SUPVN
1A:	367-01	117	J1A090BC-1	MD	INC LOOP REV BAT. SUPVN
1A:	367-02	117	J1A090BC-2		INC LOOP REV BAT. SUPVN
1A:	368-01	118	J1A090BD-1	MD	Incoming Trunk HILO 4-Wire Switching
1A:	368-02	118	J1A090BD-2		Incoming Trunk HILO 4-Wire Switching
1A:	369-01	119	J1A033NF - 1		TOUCH-TONE TRANSMITTER TEST (EPSCS)
1A:	371-01	121	J1A091BC-1		INC TRK/SXS REV BATTERY
1A:	373-01	123	J1A090BE-1	MD	Outgoing Trunk HILO 4-Wire Switching
			J1A090BE-2		Outgoing Trunk HILO 4-Wire Switching
1A:	374-01	124	J1A090BF-1	MD	Outgoing Trunk HILO 4-Wire Switching
	-		J1A090BF-2		Outgoing Trunk HILO 4-Wire Switching
			J1A033MH-1		TOUCH TONE TRANSMITTER (EPSCS)
			J1A033MC-1		DIAL PULSE TRANSMITTER HILO 4-WIRE SWITCHING
1A:	379-01	129	J1A033MA-1		MULTIFREQUENCY RECEIVER HILD 4-WIRE SWITCHING
			J1A033MB-1		MULTIFREQUENCY TRANSMITTER HILO 4-WIRE SWITCHING
1A:	381-01	131	J1A033NA~1		MULTIFREQUENCY TEST ENVIRONMENT HILD 4-WIRE SWITCHING
	382-01				TONE PRESENCE DETECTOR HILO 4-WIRE SWITCHING
1A:	383-01	133	J1A090BG-1	MD	Tone or RCD ANCMT HILO 4-W Switching
14:	383-02	133	J1A090BG-2		Tone or RCD ANCMT HILO 4-W Switching
	384-01				AUDIBLE RING AND RECORD ANOUNCEMENT HILO 4-WIRE
			J1A033NC-1		TOUCH-TONE DETECTOR TEST HILO 4-WIRE SWITCHING
			J1A033ND-1		COMBINED 100/102 TEST UNIT HILD 4-WIRE SWITCHING
			J1A033ME-1		104/105 TEST COUPLER HILO 4-WIRE SWITCHING
1A:	389-01	139	J1A033MF-1		ECHO SUPPRESSOR TEST TERM HILO 4-WIRE SWITCHING

SD NBR	CODE	J DRAWING		TITLE
1A390-01	140	J1A033MG-1		DIAL PULSE RECEIVER HILD 4-WIRE SWITCHING
1A390-01		J1A033MG-1		TOUCH-TONE DP RECEIVER HILD 4W SWITCHING
1A391-01		J1A033NE-1		OPERATIONAL TEST TERMINATION HILO 4-WIRE SWITCHING
1A392-01	-	J1A090BH-1	MO	HILO Interface Trunk HILO 4-Wire Switching
1A392-02		J1A090BH-2	,	HILO Interface Trunk HILO 4-Wire Switching
1A393-01	143	J1A033BM-1		OGT AUXILIARY COMBINED OPERATOR OFFICE TRK HILO 4-WIRE SWITCHING
1A394-01	144	J1A0338L-1		OGT TO CAMA 3C, 3CL SWBD, OR TSPS HILO 4-WIRE SWITCHING
1A395-01	145	J1A033BN-1		OGT TO CAMA OR 3C, 3CL SWBD HILO 4-WIRE SWITCHING
1A396-01	146	J1A090BJ-1	MD	Two Way Trunk HILO 4-Wire Switching
1A396-02		J1A090BJ-2		Two Way Trunk HILO 4-Wire Switching
1A397-01		J1A090BK-1	MD	Trunk Test Access HILO 4-Wire Switching
1A397-02		J1A090BK-2		Trunk Test Access HILO 4-Wire Switching
1/399-01		J1A033MK-1		6 PORT CONFERENCE (EPSCS)
1A415-05		J1A088CK-1		FOREIGN EXCHANGE LONG HAUL
1A416-05		J1A088CF-1		FOREIGN EXCHANGE SHORT HAUL
1A431-01		J1A033GW-1		CPD PULSE STRETCHER HILO 4-WIRE SWITCHING
1A436-01		J1A033JT-1		CCIS CONTINUITY CHECK TRANSCEIVER
1A438-01		J1A033GY-1		SIGNAL DISTRIBUTOR APPLIQUE
14440-01		J1A032DD-1		PAGING INTERFACE
1A451-01		J1A033PB-1		CCIS 2-WIRE CONTINUITY CHECK DIAGNOSTIC TEST
1A453-01	-	J1A033ML-1		CCIS HILD CONTINUITY CHECK TRANSCEIVER
1A454-01		J1A033NH-1		CCIS HILO 4-WIRE CONTINUITY CHECK DIAGNOSTIC TEST
10456-01		J99392AA-1		VSG LOOP AROUND TRK
1A458-01		J1A033JV-2		TOUCH-TONE TRANSMITTER
1A458-01				TOUCH-TONE TRANSMITTER
1A459-01		J1A033PA-1		TRANSMITTER TEST
1A462-01	170	J1A033PE-1		TWO-WAY TRK CKT FOR VOICE STG SYS SERVICE

SD NBR CODE J DRAWING	TITLE
1A473-01 173 J1A033CR-1	TWO-WAY E&M TRK, 4W
1A474-01 174 J1A033CS-1	TWO-WAY E&M TRK, 2W
1A475-01 175 J1A033CT-1	FOREIGN EXCHANGE TRK, LONG HAUL
1A478-01 178 J1A033CU-1	FOREIGN EXCHANGE TRK DIAL PULSE REPEATING
1A482-01 169 J1A033PH-1	LOOP RANGE EXTENSION TEST UNIT
1A483-01 198 J1A033MR-1	3-PORT CONF BRDG, FOR HILO 4-WIRE SWITCHING
1A484-01 197 J1A033BP-1	OUTGOING HILO TRK
1A491-01 207 J1A032BH-1	OGT TRK TO TSPS
1A491-05 207 J1A084BH-1	DGT TRK TO TSPS
1A492-01 208 J1A032BJ-1	OGT TRK TO TSPS E&M SUPVN
1A492-05 208 J1A084BJ-1	TWO WAY TRK INBAND SIG
	IMPROVED TEST COUPLER
,,,,,,,	BRIDGING 2-WIRE TRUNK UNIT
TAPOS UM TO	INC TRK/SXS E&M SUPAN
77.000	INCOMING SXS E&M SUPVN
	TOUCH-TONE CALLING RECEIVER
1C650-01 091 J99388C-2	TOUCH-TONE CALLING RECEIVER/CUSTOMER DIAL PULSE RECEIVER
1C650-01 064 J99388C-2	CPD APPLIQUE
2A027-01 101 J2A003BL-2	
3B000-01 019 J3B0018-1	MF XTMR/SO COMBINATION
97757-01 165 J99392BA-1	VSG LOOP AROUND TRK

SECTION 12

NO. 1 ESS PROCESSOR

CONTENTS

SUBJECT	PAGE
PRINTOUT FORMATS	
CCINT C	12-1
CCINT D	12-2
CCINT E	12-3
CCINT F	12-4
	12-9
SPINT E	12-10
SPINT K, KX	12-11
SPINT M, X	12-12
SPINT P, PF, PI, PM (FOR PUC)	12-13
SPINT P, PF, PI, PM (NON PUC)	12-14
SPINT PU, PX, S	12-15
SPINT U, UX	12-16
PROGRAM STORE AND CALL STORE	
BUS SELECTION IN CC	12-5
MATCHER CIRCUIT (WCH 80)	12-6
CENTRAL CONTROL BUFFER BUS SYSTEM	12-8
CC ACCESSIBLE SIGNAL PROCESSOR LOCATIONS	
FOR READ OPERATIONS	12-17
FOR WRITE OPERATIONS	12-18
PS ADDRESS AND MEMORY BLOCK LAYOUT	12-19
PS READOUT CONNECTIONS	12-20
PS ANSWER BUS TESTING	12-21
PS MONITOR BUS RELAY STATES	12-24
PS STATE CONTROL	12-25
ENABLE WORD LAYOUT	12-26

	1		
CCINT C ASR HR : MIN	SEC		
B F J	K	ADD K	
X Y	Z		
SHEM - ILAF PEST - NOIS M	AIS	MACF - MOCR	CSTF
U RESTRT ADD C JI AAAA	1		
U - HOW SYSTEM WAS RESTARTED C - JOB CLASS INTERRUPTED JI - INDEX OF CLASS INTERRUPT AAAA - AUDITS RUN ON RECOVERY		* - STANE	DBY REGISTERS
ACT-ARO ACT-DRO ACT-AR1	ACT-DR1	B23 / SESA	ACT-SECF
ACT-MACR ACT-PBCF ACT-PUMS	MMIF / PSV	ACT-EACF	ACT-MCCF
ARO * DRO * AR1 *	DR1 *	B23 / SESA *	SECF *
MACR * PBCF * PUMS *	MMIF / PSV *	EACF *	MCCF *
SHEM-ILAF * PEST-NOIS * MAIS *	MACF-MOCR *	CSTF *	CSTF *
B * F * J *	K *	ADD K *	ASR *
L * X * Y *	7 *	MM-COUNT	RDATA-1
RDATA-2 PI - PAIR PI - XREG	PI - YREG	ACT-BSW	SUP-DIR-SCPTS
PI - XREG * PI - YREG * BSW *	CKTO-STATUS	CKT1-STATUS	DIR-SCPTS-AFREC
	CCINT C	PRINTOUT FORMAT	#1 ESS

CCINT D ASR HR : MIN : SEC	
B 1 F J K	ADD K
X Y Z	1
SHEM - ILAF PEST - NOIS MAIS	MACF - MOCR CSTF
U RESTRT ADD C JI AAAA	
U - HOW SYSTEM WAS RESTARTED C - JOB CLASS INTERRUPTED JI - INDEX OF CLASS INTERRUPT AAAA - AUDITS RUN ON RECOVERY	* - STANDBY REGISTERS
ACT-ARO ACT-DRO 2 ACT-ARI ACT-DR1 3	B23 / SESA ACT-SECF
ARO * DRO * AR1 * DR1 *	B23 / SESA * SECF *
MACR * B * RDATA-1 RDATA-2	RDATA-3 RDATA-4
PI - PAIR PI - XREG PI - YREG ACT-BSW	SUP-DIR-SCPTS PI - XREG *
PI - YREG * BSW * CKTO-STATUS CKT1-STATUS	DIR-SCPTS-AFREC
1 - CS DATA 3 - FAILING CS ADDRESS 2 - PS ADDRESS CCINT	D PRINTOUT FORMAT #1 ESS

CCINT E ASR	HR : MIN : SEC	
B F	J K	ADD K
X	Y	
SHEM - ILAF PEST -	NOIS MAIS	MACF - MOCR CSTF
U RESTRT ADD C JI	АААА	
U - HOW SYSTEM WAS RESTARTE C - JOB CLASS INTERRUPTED JI - INDEX OF CLASS INTERRUP AAAA - AUDITS RUN ON RECOVERY	_	* - STANDBY REGISTERS
ACT-ARO 1 ACT-DRO 2	ACT-AR1 3 ACT-DR1 4	B23 / SESA ACT-SECF
ARO 1* DRO 2*	AR1 3* DR1 4*	B23 / SESA * SECF *
MACR MCCF		
1 - BITS 19 - O BOWR (SBY) 2 - FAILING PS ADDRESS UNLESS "V" BIT RESET	3 - BITS 43 - 20 BOWR (SBY) 4 - BITS 43 - 20 BOWR (ACT)	CCINT E PRINTOUT FORMAT #1 ESS

	F J Y	MIN : SEC K Z MAIS	ADD K MACF - MOCR	CSTF
U RESTRT ADD U - HOW SYSTEM WA C - JOB CLASS INT JI - INDEX OF CLAS	ERRUPTED S INTERRUPT			RY REGISTERS
AAAA - AUDITS RUN ON PBCF * PUI PUMS STA ENAB1 ENA RDATA-3 RDA	MS * MAIS TUS M4J	* L * Q5RING ENAB4	Y * UNIT RDATA-1	PBCF AEA RDATA-2
		CCINT F	PRINTOUT FORMAT #3	1 ESS

CCINT

PROGRAM STORE AND CALL STORE BUS SELECTION IN CC

Ten flip-flops are required to determine which central control is working with which program store and call store bus. They are the AU, PBO, PBA, PBT, CBO, CBA, CBT, OL3, and MRP. These flip-flops have the following significance:

AU - central control status. 0 = CCO active, 1 = CC1 active

PBO, CBO - 1 = active CC sends on both busses


PBA, CBA - this flip-flop defines the active bus, ie, which bus is to be used by the active CC

PBT, CBT - 1 = standby bus is not used


OL3 - offline operation. l = bus selection for maintenance and control instructions is handled the same as for normal instructions (controlled by PBO, PBA, PBT, CBO, CBA, and CBT). O = active CC sends addresses on both busses and each CC will receive from the bus specified by the MRP, MRC flip-flop

MRP, MRC - maintenance and control instructions. 1 = receive from bus 1. 0 = receive from bus 0

PS	bus	PBT	PBA	PB0	Active CC		Standby CC	
cs	bus	CBT	CBA	CB0	Send	Rec	Send	Rec
		0 0 1 1 0 0	0 1 0 1 0 1	0 0 0 0 1 1	0 1 0 1 0&1 0&1 0&1	0 1 0 1 0 1	1 0 X X X X X	1 0 0 1 0 0
0 = F/F reset 1 = F/F set] =	ו כטכו	er bus			







_
•
•
n
-
₹
3
ŭ.
Ξ.
n
•
×
-
,
2
į
ο.
-
_
Ŧ
=
o
-
Ξ
۹.
₹
ŏ
v
0
ž
≖

SPINT C, CX	JOB	HR : MIN : SEC			
ASR	I	A	В	F	J
K		Р	Q	X	Y
ESG	SCG 1	SCG 2	SCG 3	CCDR	CAR
SHEM-ILAF	PEST	-NOIS M	AIS	MACF-MOCR	CSTF
CC-ASR	U RESTAR	T ADD C J	I AAAA		

U - HOW SYSTEM RESTARTED

C - JOB CLASS INTERRUPTED

JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY

ACT-MRI	ACT-MRE	ACT-CSBC	ACT-CSES	SBY-B +	SBY-SCG2 +
SBY-MRI +	SBY-MRE +	SBY-CSBC +	SBY-CSES +	SBY-ESG +	RDATA-1 +
RDATA-2 +	RDATA-3 +	RDATA-4 +			

^{+ -} NOT PRINTED FOR "CX" INTERRUPTS

SPINT C, CX PRINTOUT FORMAT

#1 ESS

•	
	,
•	₹
:	=
	_

hnical	
Aids	₹
Handbook	1/1A ESS

SPINT E JOB HR MIN SEC	
ASR I A B	F
K L P Q	Х
ESG SCG 1 SCG 2 SCG 3	CCDR CAR
SHEM-ILAF PEST-NOIS MAIS MA	ACF-MOCR CSTF
CC-ASR U RESTART ADD C JI AAAA	
U - HOW SYSTEM RESTARTED C - JOB CLASS INTERRUPTED JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY	
ACT-CSES SBY-CSES	
SPINT E OUTPUT FORMAT	#1 ESS

U - HOW SYSTEM RESTARTED C - JOB CLASS INTERRUPTED JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY

HOP-ENTRY + HOP-POINTER +	
+ - NOT USED FOR "KX" INTERRUPTS	SPINT K, KX PRINTOUT FORMAT #1 ESS

No. 1/1A ES

Technical
Aids
Handbook

SPINT P, PF, PI, PM JOB	HR : MIN : SEC	
ASR I	A B F	J
K	P Q X	Υ
ESG SCG 1	SCG 2 SCG 3 CCDR	CAR
SHEM-ILAF	PEST-NOIS MAIS MACF-MOCR	CSTF
CC-ASR U RE	START ADD C JI AAAA	

U - HOW SYSTEM RESTARTED

C - JOB CLASS INTERRUPTED

JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY

SBY-PBC	SBY-DER	SBY-F	SBY-L	SBY-Y	SBY-ESG
SBY-SCG1	SBY-SCG2	SBY-SCG3	PBC	DER	STATUS
M4J	Q5RING	UNIT	AEA	ENABL1	ENABL2
ENABL3	ENABL4	RDATA-1	RDATA-2	WRD-0	WRD-1
WRD-2	WRD-3	WRD-4	WRD-5	WRD-6	WRD-7
WRD-8	WRD-9	WRD~10	WRD-11	WRD-12	WRD-13
WRD-14	WRD-15				

SPINT P, PF, PI, PM (FOR PUC) PRINTOUT FORMAT #1 ESS

SPINT P, PF, PI, PM JOB HR MIN SEC	
ASR I A B	F
K L P Q	X
ESG SCG 1 SCG 2 SCG 3	CCDR CAR
SHEM-ILAF PEST-NOIS MAIS	MACF-MOCR CSTF
CC-ASR U RESTART ADD C JI AAAA	
U - HOW SYSTEM RESTARTED	+ CTANDDY OD DECISTEDS
C - JOB CLASS INTERRUPTED JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY	* - STANDBY SP REGISTERS
JI - INDEX OF TASK INTERRUPTED	Y * ESG *
JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY	
JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY PBC * DER * F * L *	Y * ESG *
JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY PBC * DER * F * L * SCG 1 * SCG 2 * SCG 3 * PBC	Y * ESG * DER STATUS
JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY PBC * DER * F * L * SCG 1 * SCG 2 * SCG 3 * PBC M4J Q5RING UNIT AEA	Y * ESG * DER STATUS ENABL 1 ENABL 2
JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY PBC * DER * F * L * SCG 1 * SCG 2 * SCG 3 * PBC M4J Q5RING UNIT AEA	Y * ESG * DER STATUS ENABL 1 ENABL 2

SPINT P, PF, PI, PM (NON-PUC) PRINTOUT FORMAT #1 ESS

_	
•	
n	٠
3	
3	•
₩.	•
cal	
٥	
-	
	-
≥ .	1
٠.	1
ο.	
ş b t	
I	
ğ	
5	
2	
₹	
ő	
×	

SPINT PU, PX, S JOB HR : MIN : SEC	
ASR I A B F	J
K L P Q X	Υ
ESG SCG 1 SCG 2 SCG 3 CCDR	CAR
SHEM-ILAF PEST-NOIS MAIS MACF-MOCR	CSTF
CC-ASR U RESTART ADD C JI AAAA	
U - HOW SYSTEM RESTARTED C - JOB CLASS INTERRUPTED JI - INDEX OF TASK INTERRUPTED AAAA - AUDITS RUN ON RECOVERY	

ζ	•
•	•
•	
•	•
_	
3	
ŏ	
ü	

CAR CSTF

K	L	Р		Q	Х
ESG	SCG 1	SCG 2		SCG 3	CCDR
SHEM-ILAF	PEST-N	018	MAIS		MACF-MOCR
CC-ASR		ADD C	JĪ (AAAA	

HR MIN SEC

U - HOW SYSTEM RESTARTED

SPINT U, UX ASR

C - JOB CLASS INTERRUPTED

JI - INDEX OF TASK INTERRUPTED

J0B


AAAA - AUDITS RUN ON RECOVERY

MRI	MRE	CSBC	TST-ADDR	+ RDATA-1	+ RDATA-2
+ RDATA-3	+ RDATA-4				

+ - NOT PRINTED FOR "UX" INTERRUPTS

SPINT U, UX PRINTOUT FORMAT

#1 ESS



A AND B TAPES INTERNACE ALL INTERMEDIATE CARD POSITIONS IN A SIMILIAR MANNER NUMBERS MEMORY 64 SOLENOID LOOPS ON ONE SOLENOID PLANE SOLENDID PLANE NUMBERS MEMORY MODULE (FRONT VIEW)

NOTES:

- I. ALL NUMBERING IS OCTAL.
- 2. WORDS ON EACH CARD ARE NUMBERED OO THROUGH 77.
- 3. CARDS TO RIGHT OF SOLENOID PLANES ARE CALLED PASS O CARDS; CARDS TO LEFT OF SOLENOID PLANES ARE CALLED PASS I CARDS.
- 4. INFORMATION IS CONTAINED ON ONLY ONE SIDE OF EACH CARD. PASS 0 CARDS AND PASS I CARDS HAVE INFORMATION ON OPPOSITE SIDES.
- 5. PASS O AND PASS I REFER TO WRITING SEQUENCE WHEN CARDS ARE IN MEMORY CARD WRITER.

PASS 0 - EVEN CARDS PASS 1 - ODD CARDS

"A" TAPE

PASS 0 - ODD CARDS PASS 1 - EVEN CARDS

Program Store Readout Connections

HOTES:

Program Store Answer Bus Testing in No. 1 ESS Offices Where PS-0 and PS-1 are in the Same PS Bus Community

Due to the physical location of Program Store Frames in many No. 1 ESS Offices both P5-0 and PS-1 have been engineered and installed on the same PS Bus Community (A or B). This presents a problem when adding a PS Frame to the other Bus Community.

The present "MOD-5" Bus Test Programs require that either PS-0 or PS-1 be in the PS-Bus Community to be tested in order to test the PS Answer Bus. The following is a method by which the A or B Community PS Answer Bus can be tested when PS-0 or PS-1 are not in the Community to be tested. This method utilizes normal Offline procedures and one (possibly two) PS Memory Card(s) from a "MOD-5" Bus Test Program.

- Utilizing the Program MAP for the "MOD-5" Program Test Set Locate the PS Memory Card(s) containing the seven (7) Test Words starting at symbolic address "ROTP". This (These) cards will be referred to as "TEST CARD(S)".
- 2. Select a Program Store in the PS Bus Community(A or B) to be tested. This will be referred to as the "TEST PS". * The "TEST PS" must have one or two consecutive Memory Cards (depending on no. of TEST CARDS), containing FILL (either Generic FILL or Xlation FILL). These FILL Cards must be of the same "PASS" No. as the "TEST CARDS". The location of these memory cards will be referred to as "TEST CARD LOCATION(S)".
- T-READ the FILL CARD(S) to verify that the entire card(s) are in fact FILL (ie: All addresses on the Card(s) are either Generic or Xlation FILL).
- 4. Determine the address of symbolic "ROTP" when the "TEST CARD(S)" are placed in the "TEST CARD LO-CATION(S)" of the "TEST PS". This is the "START ADDRESS OF TEST WORDS".
- 5. Initiate Bus Testing by input messages as follows:

PS ANSWER BUS TEST Offline Program

	Mem.	No. of "TEST PS" (00 - 11)*
	No.	of BUS to be tested (0 or 1)
OFL-CONFIG00 0 99	0. Omit in CC	offices
Test Card in H Half of TEST PS		Test Card in G Half of TEST PS
OFL-PROG-0013310000203/	START ADDRESS	OFL-PROG-0013310000203/
007100/	OF TEST WORDS	007100/
0527600000000/		0525200000000/
0527600000001/		0525200000001/
0527600000002/		0525200000002/
0527600000003/		0525200000003/
0527600000004/		0525200000004/
0527600000005/		0525200000005/
0527600000006/		0525200000006/
000000000000/		000000000000/
000000000000/		000000000000/
000000000000/		000000000000/
000000000000/		000000000000/
0001000015707/		0001000015707/
3777737777777.		3777737777777.

^{*}If it is necessary to use an untested (added) PS as the "TEST PS" use Mem. No. 00 in the OFL-CONFIG- message. It should be noted that under this condition the problems encountered in performing the Bus Test may be caused by the untested "TEST PS" and may not be bus problems.

- After OFL messages have been successfully completed remove the Original Translation or Generic FILL Card(s) from "TEST CARD LOCATION(S)" and insert the "TEST CARDS".
- 7. If an untested (added) PS is being used as the "TEST PS" it will have to be configured on the Offline Bus (0 or 1) by setting the Send and Receive FF on the PS with PS Bus Control Card (ITE: 4742). Care should be taken to be sure that this PS does not Send on the Active PS Bus(ie: Set TBL FF associated with the ACTIVE PS Bus and reset SEND FF's FOR THE HALF (H or G) not being used for Test).

If the system for any reason should attempt to reconfigure PS's and/or PS Buses be prepared to Set TBL FF for the bus being Tested on the untested (added) PS.

The above FF controls can all be accomplished with the ITE 4742 Bus Control Card.

- Utilizing on oscilloscope perform Bus Test using scope patterns in the Program Listing for the PS <u>Answer</u> Bus Test.
- When Bus Test is completed Set both Bus TBL FF's with switches on Bus Control Card if an added PS was used as "TEST PS".
- Remove "TEST CARD(S)" and insert Original FILL Cards in "TEST CARD LOCATION(S)".

RETURN TEST CARD(S) TO PROPER LOCATION(S) IN MOD 5 TEST SET


11. Input message OFL-MODE-03.


SIGNAL DISTRIBUTOR OUTPUT *

RELAY STATE	SDVT4	SDVT3	SDVT2	SDVT1	SDVT0	SDFT1	SDFT0
1	0	0	0	0	0	0	0
2	0	0	0	0	0	0	1
3	0	0	0	0	0	1	0
4	0	0	0	0	1	0	0
5	0	1	0	0	1	0	0
6	1	0	0	0	1	0	0
7	1	1	0	0	1	0	0
8	0	0	0	1	0	0	0
9	1	0	0	1	0	0	0
10	ĭ	1	0	1	0	0	0
11	0	0	1	0	0	0	0
12	0	1	1	0	0	0	0
13	1	0	1	0	0	0	0
14	1	1	1	ŋ	0	0	0
15	1	1	0	0	0	0	0

* RELAYS THAT ARE OPERATED WHEN THE ASSOCIATED SD OUTPUT IS OPERATED (=1):

SD	RELAYS	
FT0	FT1,FT21-FT25	Operation of one SD relay - FTO,
FTI	FT2,FT5-FT8,FT26	FT1, VTO, VT1, VT2 will render
VTO	FT9-FT12,FT27,FT30	operation of others ineffective
VT1	FT3,FT13-FT16,FT31	through contacts of FT2, FT3,
VT2	ز FT4,FT17-FT20,FT32	FT4, FT25, or FT27 relay.
VT3	FT28	
VT4	FT29	





CENTRAL CONTROL BUFFER BUS SYSTEM

LOC	OCTAL ADDRESS		EGISTER OR	F.S.	TEST	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	ı	0
1	1-0004	ARO	EXTERNAL MATCH REG. ARO	83	226-10	ARO-23	ARO-22 RWC	ARO-21 RWC	ARO-20 RWC	ARO-19 RWC	ARO-18 RWC	ARO-17 RWC	ARQ-16 RWC	ARO-15 RWC	ARO-14 RWC	ARO-13 RWC	ARO-17 RWC	ARO-II RWC	ARO-10 RWC	ARO-9 RWC	ARO-8 RWC	ARO-7 RWC	ARO-6 RWC	ARO-5 RWC	ARO-4 RWC	ARO+3 RWC	ARO-2 RWC	ARO-1 RWC	ARO-O RWC
2	4002-3	DRO	INTERNAL MATCH REG. DRO	83	226-25	DRO-23 RWC *	DRO-22 RWC	DRO-21 RWC	DRO-20 RWC	DRO-19 RWC	DRD-18 RWC	DRO-17 RWC	DRO-16 RWC	DRO-15 RWC	DRO-14 RWC	DRO-∤3 RWÇ	DRO-12 RWC	DRG-11 RWC	DRO-10 RWC	DRO-9 RWC	DRO-8 RWC	DRO-7 RWC	DRO-6 RWC	DRO-5 RWC	DRO-4 RWC	DRO-3 RWC	DRO-2 RWC	DRO-1 RWC	DRO-O RWC
3	4004-5	ARI	EXTERNAL MATCH REG. ARI	84	224-35	ARI-23 RWC	AR1-22 RWC	ARI-21 RWC	AR1-20 RWC	ARI-19 RWC	ARI-18 RWC	AR1-17 RWC	ARI-16 RWC	ARI-15 RWC	ARI-14 RWC	ARI-13 RWC	ARI-12 RWC	ARI-11 RWC	ARI-10 RWC	ARI-9 RWC	AR1-8 RWC	ARI-7 RWC	ARI-6 RWC	ARI-5 RWC	AR1-4 RWC	ARI-3 RWC	ARI-2 RWC	ARI-I RWC	ARI-O RWC
•	4006-7	DRI	INTERNAS MATCH 186. ORI	84	228-35	DRI-23 RWC *	DR1-22 RWC	DRI-21 RWC	DR I -20 RWC	DRI-19 RWC	DRI-18 RWC	DR1-17 RWC	DRI-16 RWC	DRI-15 RWC	DR1-14 RWC	DR1-13 RWC	DRI-12 RWC	DR1-11 RWC	DR1-10 RWC	DR1-9 RWC	DR1-8 PWC	DR1-7 RWC	DR1-6 RWC	DR1-5 RWC	DR1-4 RWC	DRI-3 R₩C	DRI-2 RWC	DRI-1 RWC	DRI-O RWC
5	4010-1	MACR	MATCH CONTROL REG. **	85	328-43			EETO RWC EMMS	RTOC WC EMMS	SHTO RWC ENMS	PCTO RWC ENMS	ISTO RWC EMMS	ITOI RWC EMMS	TOCR-5 RWC ENMS	TOCR-4 RWC EMMS	TOCR-3 RWC EMMS	TOCR-2 RWC EMMS	TOCR-I RWC EMMS	TOCR-O RWC EMMS	TI-! RWC EMMS	TI-O RWC EMMS	TO-I RWC EMMS	TO-O RWC EMMS	P1-2 RWC EMMS	PI-I RWC EMMS	P1-0 RWC EMMS	PO-2 RWC ENNS	PO-I RWC EMMS	PO-O RWC EMMS
6	4012-3	MOCR	MATCH MODE CONTROL REG.	85	314-44													F RWC	E RWC	HM RWC	I RWC	I C RWC	TR RWC	PB RWC	CB RWC	TD RWC	MS RWC	RWC	RWC
7	4014-5	MACF	MATCH CYCLE CONTROL FF'S	85	324-05		MR P RWC	MRC RWC		MC-I (MC23) RWC	HC-0 (MC13) RWC	EC RWC	RE RWC	WR RWC	PU RWC	HI R***	NO R***												
8	40 16-7	CSTF	CPD CONTROLLED STATUS FF'S	75	314-37 232-41		ACSFM (M) R,CPDUM		ENSYN20 (305)W			OL3 R CPDUM	IMMA R CPOBI	PST R CPDB1	B-TST R CPDUK	V-BIT R CPOUN	DI R CPDUN	OL2 R CPDUN	OLI R CPDUM	CWC R CPDB1	CW R CPDB1	CBT R CPDUM	CBA R CPDUN	CBO R CPDUN	PBT R CPDUN	PBA R CPDUN	PBO R CPDUN	TCC R CPDUM	AU R CPDUM
9	4020-1	PBCF	PERIPHERAL BUS CONTROL FF'S		3!8-36 210-33		SCBB RW	SCBA RW	CPDB RW	PUP (ZI)RM	PUPCK (ZI) RM	RAMPCK (21) RH	I PURPF (Z1) RM	FINH R	SŘ R	I ASWS (R), RW						·						,	
10	4022-3	PUHS	PERIPHERAL UNIT MAINT. SUMMARY	78 19	232-41		ASWS R	Y23 R	PCC R	PCB R	PCA R	MCE R	ASWCPD R	EXBR-7 R	EXBR-6 R	EXBR-5	EXBR-4 R	EXBR-3 R	EXBR-2 R	EXBR-1 R	EXBR-0 R	EXAR-7 R	EXAR-6 R	EXAR-5 R	EXAR-4 R	EXAR-3 R	EXAR-2	R	EXAR-O R
11	4024-5	SESA	STORE ERROR Supply - A	78 24	324-35																X23 R	PFC RW	ASWC-I RW	ASWC-0 RW	PF RW	DBEF .RW	ADEF RW	ASWPF-1 RW	ASWPF-0 RW
12	4026-7	SECF	STORE ERROR COUNTER FF1S	78 57	318-42		CEOV R	CSEC-4 R	CSEC-3 R	CSEC-2 ₽	CSEC-I R	CSEC-O R	2EOV R	PS2EC-4 R	PS2EC-3	PS2EC-2	PS2EC-I	PS2EC-O R	R R	PSIEC-4	PSIEC-3	PSIEG-2	PSIEC-I	PSIEC-O R		·	RCSEC W *	RPS2EC	RPSIEC W *
13	4030-1	HSCF	MILLISECOND CLOCK STATE FF'S	89	108-40													CL12 R	R R	CL10	CLO9 R	g CLOS	CLO7	g R	CLOS R	CLO4	CLO3 R	CLO2 R	g Croi
14	4032-3	EACF	EMERG. ACTION CONTROL FF'S	88	320-38			EAC3	EAC2 RW	EAC1 RW	EACO RW	SC-3 RW	SC-2 RW	SC-I RW	SC-O RW														
15	4034-5	PSV	PULSE SOURCES (V-POSITIONS)	77,64, 76,85, 79,63	326-16 324-30	ENTJ R	SPSALW W,WV	CLEARH WV	RFTWIST (CCC2) W,WV	SFTWIST (CCCI) W,WV	RMOTA- W,WV	SMOIA W,WV	GOPU WY	PCKCKR W,WV	HTH W,WY	OTKI W,WV	REOL (SOL) W,WV	CCST W,WV	SCCR W,WV	FSTOP W,WV	ESTOP RW,WY	A5MSB (RESM) W,WY	S5MSR (STBYC) W,WV	RESET W,WY	FCG W,WV	ST-SPB W,WV	STP-SPB RW,WV	ST-SPA W.WV	STP-SPA RW,WV
16	4036-7	MAIF	MISCELLANEOUS MAINT, FF'S	76 63	320-32 326-14	MC11	SCCT RW	CPDT RW			PTA RW	CC01 RW							_										
17	4040-1	MCCD	MCC DATA INSERT	74	328-37	MCC-23 R	MCC-22 R	MCC-21 R	MCC-20 R	HCC-19 R	HCC-18	HCC-17	MCC-16 R	MCC-15	HCC-14 R	MCC-13 R	HCC-12 R	MCC-II R	MCC-10 R	HCC-9 R	KCC-8 R	HCC-7	MCC-6 R	MCC-5	MCC-4 R	MCC~3 R	ACC-2	MCC-I	MCC-O R
16	4042-8	MAIS	MAINT, INTER RUPT SOURCES	79,90, 49,31	326-14		CPDRM R	CPDEN	PERF RWC *	SETO RWC *	LTO RWC *	CE RWC *	PURPF (ZI)RMC*	PURMM (ZI)RMC	TCL RWC	BP1 RWC *	TR1 RWC *		PUE!	PUEE RWC *	SPBT RWC *	SPAT RWC *	PSRRF RWC *	CSRRF RWC	HMI E	HM10 RWC	EA! RWC •		MCC I RWC *
19	4044-5	MOIS	NORMAL INTER RUPT SOURCES	79	326-15													<u> </u>				CCC-1	CCC-O RWC	SPB RWC *	SPBC RWC *	SPA RWC *	SPAC RWC *	NWC *	RWC *
20	4046-7	PEST	PEST CONTROL FF'S	79	328 -35		ISP8 RWC	ISPA RWC	2 I NT RWG	I PUE I RWC	I PUEE RWC	RWC	1SPAT RWC	1PSF RWC	I CSF RWC	RWC	I J5 RWC	IH5 RWC							r				
21	4050-1	ILAF	INTERRUPT LEVEL ACTIVITY FF'S	63	324 -30								,		<u> </u>			CSF1 RW *	iHO R₩ *	LAK RW *	RW *	RW .	LAG RW *	RW *	RW *	RW *	LAC RW *	RW *	LAA RW •
22	¥052 -3	MCCF	MASTER CONTROL CENTER FF'S	79 74	328-14 328-35		EMPU R	ENPC R	ENCC R	MIN-7 R	Min-6 R	MIN-5 R	MEN-4 R	MIN-3	MIN-2 R	R	MIN-O R		1	T	<u> </u>		Y** -2	<u> </u>	TC-4	1 70 3	TC-2	TC-I	TC-0
23	4054-5	ввто	BUFFER BUS TEST COMM	74	328-36	TC-23 R	TC-22	TC-21	TC-20 R	7C-19 P	TC-18 R	TC-17 R	TC-16 R	TC-15 R	TC-14	TC-13	TC-12 R	TC-11	TC-10	TC-9 R	TC-8	TC-7	TC-6	TC-5	R	TC-3 R	R	R	R
24	4056-7	EMC	EMERGENCY MODE CONTROL	80	HONE	DFM23 R	DFM13	HRH23 R	HRMI 3 R															EMCK5 R	EMCK4 R	EMCK3 R	EMCK2 R	R	R
25	4060	ACR	AUXILIARY CONTROL RES.	97	NONE		IPICSE (ZG), RW																						
26	1061	APS	AUXILIARY PULSE SOURCES	97	HONE																			<u> </u>					(ZG).W

ACCESS NOTES

- * READABLE VIA READ MEMBRY ORDERS.
- = WRITEABLE VIA WRITE MEMORY ORDERS. = WRITEABLE VIA CONTROL WRITE OPERATIONS. C
 - # WHITEABLE TIA CORINGL MAYE WEITE CONTROL (M AND OR C) THAT
 DIFFERS FROM THE STAMDARD METHODS EMPLOYED. THE BITS INVOLVED ARE:
 ARD-23, DRU-23, ARI-23 & DRI-23 -- THE LEAST SIGNIFICANT BIT
 OF THE ADDRESS IS USED AS THE DATA SQURCE.

RCSEC, RPSZEC & RPSIEC --- WHEN ZERO IS WRITTEM. THE ASSOCIATED COUNTER IS RESET. WRITING A ONE HAS NO EFFECT.
ALL WRITEABLE BITS OF MAIS, NOIS & ILAF --- WHEN A ONE IS WRITTEN.

THE FLIP FLOP IS HESET. WRITING A ZERO HAS NO EFFECT.

- = FOR W AND C ACCESS, MACR IS ACTUALLY SPLIT INTO TWO PARTS.
 ADDRESS 4010 GATES INTO BITS 0 9 AND ADDRESS 4011 GATES INTO BITS 10 - 21. R ACCESS IS MORNAL. ALL BITS ARE WRITEABLE BY A SINGLE ENNS ORDER.
- = R ACCESS TO MO & MI READS THE ZERO SIDE OF THESE FF'S.
- EMIS. . WRITEABLE VIA ENNS ORDERS. 🎋 CPOUN
 - = CONTROLLED IN BOTH CC 18 SEMILTAMEOUSLY VIA TWO UNIPOLAR FOINTS. = CONTROLLED SEPARATELY IN EACH CC BY I BIPOLAR CPD POINT PER CC.
 - WRITEABLE YIA WY GRDERS.

CPDBI

EQUIPMENT NOTES

- (N) = EXISTS ONLY IN CC'S INHICH HAVE THE R OPTION.

 (R) = EXISTS ONLY IN CC'S INHICH HAVE THE R OPTION.

 (ZC) = EXISTS ONLY IN CC'S INHICH HAVE THE ZC OPTION.

 EXISTS ONLY IN CC'S INHICH HAVE OPTIONS ZI,

 (A) AND 44.

 (305) = ONLY EXISTS IN SOME CC'S, AND IN SUICH CASES, ONLY ON A TEMPORARY BASIS. SEE SD-1A105 OI NOTE 309.

MISCELLAMEOUS MOTES

(X...X) - ACTUAL NAME OF FUNCTION USED IN THE CC SD (SUPPLIED ONLY MIDD IT DIFFERS SIGNIFICANTLY FROM THE BIT NAMES USED IN THIS FIGURE).

CC ACCESSIBLE SIGNAL PROCESSOR LOCATIONS FOR READ OPERATIONS

П				UNMASKED BUS AND CCDR BIT POSITIONS FOR CC READ OPERATIONS															OCT CCAR ADOR							
FS	TITLE	GATE LEAD	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
65	SPECIAL CONTROL GROUP NO. 1	CG1U81									IMS1	INHEI	MCCR1	ECM1	1EHO	1ES1	MCC1	INT	ASX51	SXS1	ASPS1	5951	ACHION	DIVI	ACT1	0022
66	SPECIAL CONTROL GROUP NO. 2	CG2UB1			F\$6 8R231	FS16 PSFF31	FS16 PS231	FS16 PSFF11	FS15 NFFS1A	FS15 NFF41A	FS15 NFF31A	FS15 NFF21A	FS15 NFF11A	FS13 IFF41A	FS13 IFF31A	FS13 IFF21A	FS13 IFF11A		PR1	FFA18	FF51	FF41	FF31	FF21	FF11	0023
64	MATCH CONTROL	MAC OUB 1												MCV1	MCO1	MCE11	MCEO1	MPE21	MPE11	MPEO1	MCI11	MCI01	MPI21	MPI11	MPI01	0026
61	CALL STORE BUS CONTROL	CSBCUB1						ROCSO	RICSO	ROCCO	R1CCO	SOCC1	51001	SOCS1	SICSI	TB11	T8L01	ECBT1	CCBN	CC801	0L31	MRC1	CBT1	CBA1	CB01	9027
62	PERIPHERAL BUS CONTROL	PBCUB1				BG01	BFGA1	SCA00	AAD1	AA11	GØ1	FGA1	PF01	PF11	SCR1	FI NH1	OL21	OL11	SCB81	SCBA1	PBMB1	PBMA1	CDM81	COMA1	CPOB!	9030
70	SP ERROR SUM. GROUP	ESGUB1									CAM1	PERI	FS43 CPDEM1	FS46 CPDRM1		FS63 CCASHE1	FS63 CCASHI1	MUS1	MEET	MEI1	ME1	PEE1	PEI1	CSEE1	CSEI1	0031
63	CALL STORE ERROR SUM.	CSEUB1												FS12 RC231	FS12 RC121A	FS12 SPAHT	FS12 DR1	CEQV1	CSEC41	CSEC31	CSEC21	CSEC11	CSECOI	SPASHI	WPF1	0024
42	CPD DIAG ECHO REG	DERUB1	ASW\$1	FS45 1231	PCC1	PCB1	PCA1	MCE1	ASHCPD1	EXBR71	EXBR61	EXBR51	EXBR41	EXBR31	EXBR21	EXBR11	EXBR01	EXAR71	EXAR61	EXAR51	EXARAI	EXAR31	EXAR21	EXAR11	EXAROS	0025
59	CRITICAL ADDRESS REG	CARUB1										CAR131	CAR121	CAR111	CARTOT	CARO91	CAROST	CAR071	CARO61	CAROS1	CARO41	CAR031	CARO21	CARO11	CAROO1	0032
19	CALL STORE ADDRESS REG	ARUB1									AR141	AR131	AR121	AR111	AR101	AR091	AR081	AR071	AR061	AR051	AR041	ARQ31	ARO21	ARO11	AR001	0004
6	BUFFER REGISTER	BRUB1	BR221	BR211	B# 201	BR191	BR181	BR171	BR161	BR151	BR141	BR131	9R121	BR111	BR101	8R091	BROSTA	BR071A	BRO61A	BROST	BRO41A	BR031A	BRO21A	BR011A	BROOTA	0005
35	F REGISTER	řñus1	rR221	F1411	FR201	FR191	FR181	FR171	FR161	F-R151	FR141	FR131	FR121	FR111	FR101	FR091	FRO81	FR071	FR061	FR051	FRO41	FR031	FRO21	FR011	FR001	0006
27	JUMP REGISTER	JRUB1	J221	J211	JZ 01	J191	J181	J171	J161	J151	J141	J131	J121	J111	J101	J091	J081	J071	J061	J051	J041	J031	J021	J011	1001	0607
29	ACCUMULATOR REG (K REG)	KRUBI	KR221	KR211	KR201	KR191	KR181	KR171	KR161	KR151	KR141	KR131	KR121	KR111	KR101	KR091	KR081	KR071	KRO61	KRQ51	KR041	KR031	KR021	KR011	KR001	0010
24	LOGIC REG (L REG)	LRUB1	LR221	LR211	LR201	LR191	LR181	LR171	LR161	LR151	LR141	LR131	LR121	LR111	LR101	LR091	LR081	LR071	LR061	LR051	LR041	LR031	LR021	LR011	LROOT	0011
47	PERIPHERAL ADDRESS REG (P REG)	PRUB1	PR221	PR211	PR201	PR191	PR181	PR171	PR161	PR151	PR141	PR131	PR121A	PR111	PR101	PR091	PRO81C	PR0718	PR0618	PRO51B	PR0418	PR0318	PRO21B	PRO11	PROOL	0012
26	Q REGISTER	QRUB1	QR221	QR211	QR 201	QR191	QR181	QR171	QR161	QR151	QR141	QR131	QR121	QR111	QR101	QR091	QR081	QR071	QR061	QR051	QR041	QRQ31	QR021	QR011	QR QQ 3	0013
28	x REGISTER	XRUB1	XR221	XR211	XR201	XR191	àñ181	XR171	XR161	XR151	XR141	XR131	XR121	XR111	XR101	XR091	XRO81	XR071	XR061	XR051	XRQ41	XR031	XRO21	XR011	X4001	0014
45	1 REGISTER	YRUB1	1221	Y211	¥201	7191	Y181	1171	7161	r151	Y141	Y131	¥121	r111	1101	1091	1081	1071	1061	Y051	1041	7031	1021	1011	1001	0015
60	INTERNAL MATCH REG	MIUB1	MRI221	MRI211	MRI 201	MRI191	MRI181	MRI171	MRI161	MRI151	MRI141	MRI131	MRI 121	MRI111	MRI101	MRI091	MRI081	MRI071	MR1061	MRI051	MRIQ41	MRI031	MRIO21	MRI011	MRIDGI	0016
60	EXTERNAL MATCH REG	MEU81	MRE221	MRE211	MRE201	MRE191	MRE181	MRE171	MRE161	MRE151	MRE141	MRE131	MRE121	MRE111	MRE101	MRE091	MREO81	MRE071	MREO61	MRE 051	MREO41	MRE031	MRE021	MRE011	MREOOT	0017
5	INSTRUCTION REG	IRUBI	1221	1211	1201	1191	I181	I171	I161	1151	I141	1131	1121	I111	I101	1091	1081	1071	1061	1051	1041	1031	1021	1011	1001	0020
20	ADDRESS STORAGE REG	ASRUB1									AS141	AS131	AS121	A\$111	A5101	AS091	A5081	AS071	AS061	AS051	AS041	A5031	AS021	AS011	AS001	0021
74	SPECIAL CONTROL GROUP NO. 3	CG3UB1						<u> </u>			<u></u>		IASWS	DMR1	INHPE	DCM1	F109R1	CPOS70	CPDS60	CPDS50	CP0S40	CPDS30	CPDS20	CPDS10	C PDSOO	0033

^{*} EXCEPTIONS NOTED ABOVE LEAD DESIGNATIONS.

CC ACCESSIBLE SIGNAL PROCESSOR LOCATIONS FOR WRITE OPERATIONS

	TITLE	GATE LEAD									CCD	BIT POS	TIONS FOR	CC WRITE	IN CONTR	OL LOCATI	ONS								-	CCAR ADDR IN
, ,	***************************************	LEAD	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	OCT
65	SPECIAL CONTROL GROUP NO.1	CCCG11	RIMS	RIMHE	SIMS SINHE	RECM	R1EHO	R1ES1	S1ES1	RNSQ	RISQ	REIR	RPSQ RPR23	RINT	RASXS	RSXS	ssxs	RASPS	SASPS	RIMM	SMMM	RD1V	SD1V	RACT	SACT	0022
66	SPECIAL CONTROL GROUP NO.2	CCCG21																	RPR	SPR	SFFS	SFF4	SFF3	SFF2	SFF1	0023
64	MATCH CONTROL ACTIVE SP - NOTE 1	CCMCA1												SMCE1	SMCEO	SMPE2	SMPE1	SMPEO	SMCV	SMCO	SMCI1	SMCIO	SMPIZ	SMPI1	SMPIO	0026
64	MATCH CONTROL STANDBY SP - NOTE 1	CCMC51										SMCV	SMCO	SMCI1	SMCIO	SMP12	SMPI1	SMPIO			SMCE1	SMCEO	SMPE2	SMPE1	SMPEO	0026
61	CALL STORE BUS CONTROL	CCCSBC1				RTBL1	STBL1	RTBLO	STBLO	RCCST	SCCBT	RCCBA	SCCBA	RCCBO	2CCB0	ROL3	50L3	RMRC	SMRC	RCBT	SCBT	RCBA	SCBA	RCBO	SCBO	0027
62	PERIPHERAL BUS CONT	CCPBC						ROL2	SOL2	ROL 1	SOL1	RSCBB	SSCB8	RSCBA	SSCBA	RPBMB	SP8M8	RPBMA	SPBMA	RCDMB	SCDMB	RCDMA	SCDMA	RCPDB	SCPDB	0030
63	CALL STORE ERROR SUM	REEC									•			SEE NOTE	2	<u></u>				·		ļ 			<u> </u>	0024
70	SP ERROR SUMMARY ACTIVE SP	CCESG1														RRCSO	RMUS	RCAM	RPER		RMET	RPEE	RPEI	RCSEE	RCSEI	0031
70	SP ERROR SUMMARY Standby SP	CCESG1									<u> </u>					RRCSO	RMUS	RCAM	RPER		RMEI	RPEI	RPEE	RCSEI	RCSEE	0031
5	INSTRUCTION REG	CCIRI	5122	SI 21	5120	SI19	ST18	SI17	5116	SI15	5114	\$113	5312	SIII	SI10	\$109	\$108	5107	\$106	\$105	5104	5103	\$102	\$101	\$100	0020
74	SPECIAL CONTROL GROUP NO. 3	CCC631											STASMS	SDMR	SIMHPE		SF10#R	CPDS7	CPDS6	CP055	CPDS4	CPDS3	CPDS2	EPOS1	CPOSO	0033

HOTES:

- 1. THE MATCH CONTROL CIRCUIT INCORPORATES SINGLE-TO-DOUBLE RAIL CONVERSION.
- 2, A CC REQUEST FOR A MRITE OPERATION IN THIS GROUP WILL RESET THE COUNTER AND THE OVERFLOW F/F. THIS IS DOME INDEPENDENTLY OF THE CCDR DATA FIELD.
- 3. THE OPERATIONAL REGISTERS ARE WRITTEN INTO BY CC VIA THE MASKEL BUS. THE CCDR AND THE REGISTERS HAVE A BIT-BY-BIT CORRESPONDENCE.

}

SECTION 13

NO. 1A ESS PROCESSOR

CONTENTS

SUBJECT	<u>PAGE</u>
PROGRAM/CALL STORE ADDRESS RANGE	13-1
C-LEV INTERRUPT	13-2
D-LEV INTERRUPT	13-3
E-LEV INTERRUPT	13-4

NO. 1A ESS PROGRAM/CALL STORE ADDRESS RANGE

ADDRESS	INFO BLK	K CODE 256K STORE	K CODE 64K STORE	ADDRESS	INFO BLK	K CODE 256K STORE	K CODE 64K STORE	ADDRESS	INFO BLK	K CODE 256K STORE	K CODE 64K STORE
00000000 00177777	0	0	0	02600000 02777777	13	10	13	05400000 05577777	26	24	26
00200000 00377777	1	0	1	03000000 03177777	14	14	14	05600000 05777777	27	24	27
00400000 00577777	2	0	2	03200000 03377777	15	14	15	06000000 06177777	30	30	30
00600000 0077777	3	С	3	03400000 03577777	16	14	16	06200000 06377777	31	30	31
01000000 01177777	4	4	4	03600000 03777777	17	14	17	06400000 06577777	32	30	32
01200000 01377777	5	4	5	04000000 04177777	20	20	20	06600000 06777777	33	30	33
01400000 01577777	6	4	6	04200000 04377777	21	20	21	07000000 07177777	34	34	34
01600000 01777777	7	4	7	04400000 04577777	22	20	22	07200000 07377777	35	34	35
02000000 02177777	10	10	10	04600000 04777777	23	20	23	07400000 07577777	36	34	36
02200000 02377777	11	10	11	05000000 05177777	24	24	24	07600000 07777777	37	34	37
02400000 02577777	12	10	12	0520000C 05377777	25	24	25				

NOTE: Program stone starts at K code 20 (ADR 4000000) for Generic 1AE6 and earlier

REPT: LEV @ ADR MFNUM = MAINT FILE MICON = INT CTRL									
LV = INT DO	SR DATA	D1 = FR	DATA 1 D2	= FR DAT	A 2 D3 = 0				
PIDENT	ACTION T	AKEN							
DATA: C-	-LEVEL								
1 IN1FR	IN1GR	IN1JR	IN1KR	IN1LR	IN1XR				
2 INTYR	INTZR	IN1BR	IN1CAR	INTILA	INTSCA				
3 INTSDA	INTSPA	INTESE	INTINS	IN1MSR	IN1MMR				
4 INTMIO	ST1ME0	IN1CMO	IN1MI1	ST 1ME 1	INTCMT				
5 ST1M10	INTMEO	ST1CMO	ST1MI1	IN1ME1	ST1CM1				
6 STISCA	STISDA	STISPA -	ST1BR						
DATA: AC	TIVE CC RE	GISTERS							
1 AC1LR	AC1LRS	AC1FR	AC1FRS	AC1GR	AC1GRS				
2 ACTKR	ACTKRS	AC1XR	AC1XRS	AC1YR	ACTYRS				
3 ACTZR	ACTZRS	AC1JR -	AC1JRS	ACTER	ACTPRM,				
4 AC1PRL	ACTRR	AC1SR -	AC 1BCO	AC1MIO	ACTMEO!				
5 ACTCMO	ACTBC1	AC1MI1	AC1ME1	AC1CM1	AC1MMR				
6 ACIMSR	AC1MOR	AC1M1R	AC 1MCP	AC 1MCO	AC1MCD				
7 ACTCES	ACTILA	ACTIER	AC1INH	AC1INJ	ACTINS				
8 ACTBCS	ACTPES	AC1PCR	AC1CSC	AC 1PSC	AC1MDF				
9 ACIDE	AC1SC	AC1LPA	AC1UPA	AC1ABK	ACTSVG				
10 ACTAAS	ACTAMB	AC1AMC	AC1RIG	AC1RQG	ACTARR				
11 ACTAWF	ACTEVG	AC1AMA	AC1AWS	AC1EBG	ACTVRG				
DATA: ST	ANDBY CC F	REGISTERS	-	· — — —	<u></u>				
1 ST1LR	ST1LRS	ST1FR	ST1FRS	ST 1GR	ST 1GRS				
2 STIKR	ST1KRS	STIXR	ST1XRS	STITR	STTYRS				
3 STIZR	STIZES	STIJR	ST1JRS	ST TER	STIPRM				
4 ST TPRL	STIRR	STISR	ST 1BC0	STIMIO	STIMCO				
5 STICMO	ST1BC1	STIMIT	ST1ME1	ST 1CM1	ST1MMR				
6 STIMSR	STIMOR	STIMIR	ST1MCP	ST 1MCO	ST1MCD]				
7 STICES	STILA	STILA	ST1INH	ST TINJ	STIINS				
8 STIBCS	STIPES	STIPER	ST1CSC	ST TPSC	STIMDF				
9 STIDE	STISC	ST1LPA	ST 1UPA	ST 1ABK	STISVE				
10 STTAAS	ST1AMB	ST1AMC	ST 1RIG	ST TRQG	ST1ARR				
11 STTAWF	STIEVG	ST1AMA	ST 1AWS	ST 1EBG	ST1VRG				

C-LEV INTERRUPT

@ ADR MFNUM = [MAINT FILE MICON = INT CTRL SR DATA D1 = FR DATA 1 D2 = FR DATA 2 D3 = 0 ACTION TAKEN	F G J K L X	D-LEV INTERRUPT
품 돈 불		
- SR ACTI	SPA STORE IDER	
REPT: D-LEVEL LV = INT DO PIDENT	SDA SDA SDA SDA SDA SDA SDA SDA SDA SDA	

REPT: E-LEVEL	•	ADR MFNUM	MFNUM = MAINT FILE	= MICON =	INT CTRL
LV = INT DO	SR DATA	A 01 = FR	DATA 1 D2 =	FR DATA 2	D3 = C0
PIDENT	ACTION	TAKEN			
DATA: E LEVEL	ಸ				
L.	9	7	×	7	×
>	2	8	CA	ILA	SCA
SDA	SPA	ວຣວ	INS	INH	SC
SS	INI	ACT-CES	SBY-CES		
DATA: PROGRAM STORE	AM STORE ID	IDENTIFICATION DATA	DATA		
FAIL ADOR	GCP	MEMN	SES	RCES	ABL
ABR	SBY-B	SABL	SABR		
		E-LEV INTERRUPT	TERRUPT		

NO. 1/1A ESS Technical Aids Handbook

Section 14

GENERAL

CONTENTS

Subject	<u>Page</u>
Hexidecimal - Decimal Conversion Table	14-1
Octal - Decimal Interger Conversion Table	14-2
No. 1A ESS - Unit Type and Unit Type Numbers	14-4
No. 1 ESS - Unit Type and Unit Type Numbers	14-8
1ATS - Paging, Translations, Resident	
Programs Memory Locations	14-10
Common ESS Word Formats	14-11
Remote Switching System (RSS) Equipment	
Identification Fields	14-16
F-Level Interrupt Flowchart	14-20
Master Control Center Scan Point Display	14-21
No. 1A ESS Translators	14-23
Diagnostic Bus Scan Points	14-24
No. 1A ESS Long Instruction Encoding	14-26
No. 1A ESS Short and Long Order Decoding	14-27
Type 1 Ferrod Sensors - Terminal Arrangement	14-28
Types of Scanners Using Type 1 Through	
Type 5 Ferrods	14-29
Type 1 Through 5 Ferrods - Operating	
Characteristics	14-30
Miniature Type Ferrods - Operating Characteristics	
TOUCH-TONE® Frequencies	14-32
Interoffice Frequency Signals (MF)	14-32
Peripheria BUS Cable Receiver, FC12	14-33
Peripheria BUS Cable Driver, FC13	14-34
82-Pin Connector	14-35
947 Connector Layout	14-36
Basics of Basic Electricity	14-37
Electronic Components	14-38

HEXIDECIMAL - DECIMAL CONVERSION

HEX

	- 0	1	2	3	4	.5	6	7	8	9	A	В	С	D	E	F
ŏ	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
Α	160	161	162	163	164	165	166	167	168	169	170	171	712	173	174	175
В	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
С	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
Ε	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
F	240	241	242	243	244	245	256	247	248	249	250	251	252	253	254	255

	(Ö
	(ERSION
		TARLE

OCTAL - DECIMAL INTEGER

	0	1	2	3	4	5	6	7
0000	0000	0001	0002	0003	0004	0005	0006	0007
0010	8000	0009	0010	0011	0012	0013	0014	0015
0020	0016	0017	0018	0019	0020	0021	0022	0023
0030	0024	0025	0026	0027	0028	0029	0030	0031
0040	0032	0033	0034	0035	0036	0037	0038	0039
0050	0040	0041	0042	0043	0044	0045	0046	0047
0060	0048	0049	0050	0051	0052	0053	0054	0055
0070	0056	0057	0058	0059	0060	0061	0062	0063
0100	0064	0065	0066	0067	0068	0069	0070	0071
0110	0072	0073	0074	0075	0076	0077	0078	0079
0120	0080	0081	0082	0083	0084	0085	0086	0087
0130	0088	0089	0090	0091	0092	0093	0094	0095
0140	0096	0097	0098	0099	0100	0101	0102	0103
0150	0104	0105	0106	0107	0108	0109	0110	0111
0160	0112	0113	0114	0115	0116	0117	0118	0119
0170	0120	0121	0122	0123	0124	0125	0126	0127
0200	0128	0129	0130	0131	0132	0133	0134	0135
0210	0136	0137	0138	0139	0140	0141	0142	0143
0220	0144	0145	0146	0147	0148	0149	0150	0151
0230	0152	0153	0154	0155	0156	0157	0158	0159
0240	0160	0161	0162	0163	0164	0165	0166	0167
0250	0168	0169	0170	0171	0172	0173	0174	0175
0260	0176	0177	0178	0179	0180	0181	0182	0183
0270	0184	0185	0186	0187	0188	0189	0190	0191
0300	0192	0193	0194	0195	0196	0197	0198	0199
0310	0200	0201	0202	0203	0204	0205	0206	0207
0320	0208	0209	0210	0211	0212	0213	0214	0215
0330	0216	0217	0218	0219	0220	0221	0222	0223
0340	0224	0225	0226	0227	0228	0229	0230	0231
0350	0232	0233	0234	0235	0236	0237	0238	0239
0360	0240	0241	0242	0243	0244	0245	0246	0247
0370	0248	0249	0250	0251	0252	0253	0254	0255

	0	1	2	3	4	5	6	7
0400	0256	0257	0258	0259	0260	0261	0262	0263
0410	0264	0265	0266	0267	0268	0269	0270	0271
0420	0272	0273	0274	0275	0276	0277	0278	0279
0430	0280	0281	0282	0283	0284	0285	0286	0287
0440	0288	0289	0290	0291	0292	0293	0294	0295
0450	0296	0297	0298	0299	0300	0301	0302	0303
0460	0304	0305	0306	0307	0308	0309	0310	0311
0470	0312	0313	0314	0415	0316	0317	0318	0319
0500	0320	0321	0322	0323	0324	0325	0326	0327
0510	0328	0329	0330	0331	0332	0333	0334	0335
0520	0336	0337	0338	0339	0340	0341	0342	0343
0530	0344	0345	0346	0347	0348	0349	0350	0351
0540	0352	0353	0354	0355	0356	0357	0358	0359
0550	0360	0361	0362	0363	0364	0365	0366	0367
0560	0368	0369	0370	0371	0372	0373	0374	0375
0570	0376	0377	0378	0379	0380	0381	0382	0383
0600	0384	0385	0386	0387	0388	0389	0390	0391
0610	0392	0393	0394	0395	0396	0397	0398	0399
0620	0400	0401	0402	0403	0404	0405	0406	0407
0630	0408	0409	0410	0411	0412	0413	0414	0415
0640	0416	0417	0418	0419	0420	0421	0422	0423
0650	0424	0425	0426	0427	0428	0429	0430	0431
0660	Ó432	0433	0434	0435	0436	0437	0438	0439
0670	0440	0441	0442	0443	0444	0445	0446	0447
0700	0448	0449	0450	0451	0452	0453	0454	0455
0710	0456	0457	0458	0459	0460	0461	0462	0463
0720	0464	0465	0466	0467	0468	0469	0470	0471
0730	0472	0473	0474	0475	0476	0477	0478	0479
0740	0480	0481	0482	0483	0484	0485	0486	0487
0750	0488	0489	0490	0491	0492	0493	0494	0495
0760	0496	0497	0498	0499	0500	0501	0502	0503
0770	0504	0505	0506	0507	0508	0509	0510	0511

OCTAL - DECIMAL INTEGER CONVERSION TABLE

	0	1	2	3	4	5	6	7
1000	0512	0513	0514	0515	0516	0517	0518	0519
1010	0520	0521	0522	0523	0524	0525	0526	0527
1020	0528	0529	0530	0531	0532	0533	0534	0535
1030	0536	0537	0538	0539	0540	0541	0542	0543
1040	0544	0545	0546	0547	0548	0549	0550	0551
1050	0552	0553	0554	0555	0556	0557	0558	0559
1060	0560	0561	0562	0563	0564	0565	0566	0567
1070	0568	0569	0570	0571	0572	0573	0574	0575
1100	0576	0577	0578	0579	0580	0581	0582	0583
1110	0584	0585	0586	0587	0588	0589	0590	0591
1120	0592	0593	0594	0595	0596	0597	0598	0599
1130	0600	0601	0602	0603	0604	0605	0606	0607
1140	0608	0609	0610	0611	0612	0613	0604	0615
1150	0616	0617	0618	0619	0620	0621	0622	0623
1160	0624	0625	0626	0627	0628	0629	0630	0631
1170	0632	0633	0634	0635	0636	0637	0638	0839
1200	0640	0641	0642	0643	0644	0645	0646	0647
1210	0648	0649	0650	0651	0652	0653	0654	0655
1220	0656	0657	0658	0659	0660	0661	0662	0663
1230	0664	0665	0666	0667	0668	0669	0670	0671
1240	0672	0673	0674	0675	0676	0677	0678	0679
1250	0680	0681	0682	0683	0684	0685	0686	0687
1260	0688	0689	0690	0691	0692	0693	0694	0695
1270	0696	0697	0698	0699	0700	0701	0702	0703
1300	0704	0705	0706	0707	0708	0709	0710	0711
1310	0712	0713	0714	0715	0716	0717	0718	0719
1320	0720	0721	0722	0723	0724	0725	0726	0727
1330	0728	0729	0730	0731	0732	0733	0734	0735
1340	0736	0737	0738	0739	0740	0741	0742	0743
1350	0744	C745	0746	0747	0748	0749	0750	0751
1360	0752	0753	0754	0755	0756	0757	0758	0759
1370	0760	0761	0762	0763	0764	0765	0766	0767

							_		
		0	1	2	3	4	5	6	7
	1400	0768	0769	0770	0771	0772	0773	0774	0775
i	1410	0776	0777	0778	0779	0780	0781	0782	0783
	1420	0784	0785	0786	0787	0788	0789	0790	0791
	1430	0792	0793	0794	0795	0796	0797	0798	J 799
	1440	0800	0801	0802	0803	0804	0805	0806)807
	1450	0808	0809	0810	0811	0812	0813	0814	.815
	1460	0816	0817	0818	0819	0820	0821	0822	3823
	1470	0824	0825	0826	0827	0828	0829	0830	/83 1
	1500	0832	0833	0834	0835	0836	0837	0838	0839
	1510	0840	0841	0842	0843	0844	0845	0846	9847
	1520	0848	0849	0850	0851	0852	0853	0854	J85 5
	1530	0856	0857	0858	0859	0860	0861	0862	0863
	1540	0864	0865	0866	0867	0868	0869	0870	0871
	1550	0872	0873	0874	0875	0876	0877	0878	0879
	1560	0880	0881	0882	0883	0884	0885	0886	0887
	1570	0888	0889	0890	0891	0892	0893	0894	0895
	1600	0896	0897	0898	0899	0900	0901	0902	0903
	1610	0904	0995	0906	0907	0908	0909	0910	0911
	1620	0912	0913	0914	0915	0916	0917	0918	0919
	1630	0920	0921	0922	0923	0924	0925	0926	0927
	1640	0928	0929	0930	0931	0932	0933	0934	0935
	1650	0936	0937	0938	0939	0940	0941	0942	0943
	1660	0944	0945	0946	0947	0948	0949	0950	0951
	1670	0952	0953	0954	0955	0956	0957	0958	095 8
	1700	0960	0961	0962	0963	0964	0965	0966	0967
	1710	0968	0969	0970	0971	0972	0973	0974	0975
	1720	0976	0977	0978	0979	0980	0981	0982	0983
	1730	0984	0985	0986	0987	0988	0989	0990	0991
	1740	0992	0993	0994	'0995	0996	0997	0998	0999
	1750	1000	1001	1002	1003	1004	1005	1006	1007
	1760	1008	1009	1010	1011	1012	1013	1014	1015
	1770	1016	1017	1018	1019	1020	1021	1022	1023

UNIT TYPES AND UNIT TYPE NUMBERS

No. 1A ESS

Unit Type No.	Unit Type
0	Ground Cross Detector
1	Peripheral Unit-Pseudo Unit Type
2	Coded Enable Peripheral Unit Bus - Pseudo Unit Type
3	Not Used in No. 1A ESS
4	Not Used in No. 1A ESS
5	Master Scanner
6	Central Pulse Distributor
7	Not Used in No. 1A ESS
8	Trunk and Line Test Circuit
9	Line Scanner, LLN 16-31 (LSC)
10	Line Switch Controller, LLN 16-31 (LSW)
11	Line Junctor Switch Controller, LLN 16-31 (LJSW)
12	Line Scanner, LLN 00-15 (LSC)
13	Line Switch Controller, LLN 00-15 (LSW)
14	Line Junctor Switch Controller, LLN 00-15 (LJSW)
15	Trunk Junctor Switch Controller
16	Trunk Switch Controller
17	Junctor Scanner
18	Junctor Signal Distributor
19	Universal Trunk Scanner
20	Universal Trunk Signal Distributor
21	Miscellaneous Trunk Frame - Signal Distributor (Miscellaneous or
00	Supplementary)
22	Unassigned
23 24	Recorded Announcement Frame Office Alarm Circuit
24 25	Not Used in No. 1A ESS
26 26	Ringing and Tone Frame
26 27	Unassigned
28	Power Distributing Frame
29	Centrex Data Link
30	Not Used in No. 1A ESS
31	Unassigned
32	Miscellaneous Power Frame
33	Miscellaneous Frame
34	Miscellaneous Building Alarm - Major
35	Miscellaneous Building Alarm - Minor
36	Route Transfer Key
37	PBX Key
38	Emergency Manual Line Circuit
39	Multiline Service Observing
40	Carrier Group Alarm
41	Miscellaneous Toll Alarm - Major
42	Miscellaneous Toll Alarm - Minor
43	Miscellaneous Service Alarm - Minor
44	Miscellaneous Special Alarm - Major
45	Miscellaneous Special Alarm - Minor
***	Minocontinoodo Opeciai i imi in minoi

UNIT TYPES AND UNIT TYPE NUMBERS No. 1A ESS

Unit Type No.	Unit Type
47	Trunk Make Busy Keys
48	AC Distributing Circuit
49	Toll Miscellaneous Panel
50	Automatic Identified Outward Dialing (AIOD)
51	Member No. 0 - Precut/Postcut Lamp for Cutover Signaling Circuit
52	Not Used in No. 1A ESS
53	Automatic Transmission Measuring System (ATMS)
54	Terminal Make Busy Keys (MLH)
55	Queuing for Trunks and Lines
56	Dynamic Overload Control Transmitter (DOCX)
57	Data Terminals (CCISDT)
58	Data Terminals (CCTSDT)
61	Peripheral Unit Controller (PUC)
62	Cutover Test Lines
63	Used by MSN Translator for MEMN >127
66	Scanner Answer Bus
67 68	Scanner Row
96	Supplementary Signal Distributor Peripheral Unit - (Pseudo Unty)
97	Coded Enable PUB = (Pseudo Untv)
98	CPD Enable Address Bus (Pseudo Unity)
99	PU Enable Address Bus (Pseudo Untv)
100 101	Scanner Answer Bus (Pseudo Unty)
102	Scanner Row (Pseudo Unty) SSD (Pseudo Unty)
107	Common Processor Panel
108	Maintenance Control Display
109	System Status Logic
110 111	Remote Access Interface Ckt
111	Power Distribution Frame
112	Peripheral Unit Bus
113	Unassigned
114 115	Auxiliary Unit Bus
116	Call Store Bus
116	Program Store Bus
117	I/O Unit Selector
119	Data Link Controller
119	Tape Unit Controller
120 121	Data Unit Selector
121	Processor Peripheral-Interface File Store
122 123	rue Store Call Store
123	
124	Program Store Central Control
125 126	Reserved for Growth
126	Not to Be Used
121	Not to be ased

#1A ESS UNIT TYPES & UNIT TYPE NUMBERS

NUMBER	UNIT TYPE (ACRONYM)
50	Automatic Identified Outward Dialing (AIOD)
55 114	Automatic Queue for Trunks and Lines (AQTL)
114	Auxiliary Unit Bus
123 115	Call Store Call Store Bus
40	Carrier Group Alarm (CGA)
125	Central Control
6	Central Pulse Distributor (CPD)
64	CPD Enable Address Bus
29	Centrex Data Link Frame (CDLF)
2	Coded Enable Peripheral Unit Bus
23	Common Systems Recorded Announcement Frame (CSRAF)
118	Data Link Controller
57	Data Terminals (CCISDT)
58	Data Terminals (CCTSDT)
120	Data Unit Selector
38	Emergency Manual Line Circuit (EML)
122	File Store
0	Ground Cross Detector (GCD)
21	HILO Misc Trk Supplementary Signal Distributor (HMTSD)
19	HILO Universal Trunk Scanner (HUTSC)
20	HILO Universal Trunk Signal Distributor (HUTSD)
117	Input/Output Unit Selector
17 18	Junctor Scanner (JSC)
48	Junctor Signal Distributor (JSD) LEN Contactor List (LENLST)
11	Line Junctor Switch Controller, LLN 16-31 (LJSW)
14	Line Junctor Switch Controller, LLN 00-15 (LJSW)
9	Line Scanner, LLN 16-31 (LSC)
12	Line Scanner, LLN 00-15 (LSC)
10	Line Switch Controller, LLN 16-31 (LSW)
13	Line Switch Controller, LLN 00-15 (LSW)
8	Manual Trunk Test Circuit (MTT)
5	Master Scanner (MS)
34	Miscellaneous Building Alarm - Major (MBAMJ)
35	Miscellaneous Building Alarm - Minor (MBAMN)
33	Miscellaneous Frame (MF)
32	Miscellaneous Power Frame (MPF)
43	Miscellaneous Service Alarm - Minor (SRVALM)
44	Miscellaneous Special Alarm - Major (SPLAMJ)
45 41	Miscellaneous Special Alarm - Minor (SPLAMN)
41	Miscellaneous Toll Alarm - Major (TOLLMJ)
42 39	Miscellaneous Toll Alarm - Minor (TOLLMN)
39	Multi-line Service Observing (SERVOB)

ì

#1A ESS UNIT TYPES & UNIT TYPE NUMBERS

```
NUMBER
                         UNIT TYPE (ACRONYM)
  46
         Network Management, MEMN = 0, (NMGT)
  56
         Ntwk Mgmt Receiver Attachment Delay Report, MEMN = 1, (RADR)
  56
         Ntwk Mgmt Indicator Circuit, MEMN = 2, (NMGTIN)
  56
         Ntwk Mgmt Maintenance, MEMN = 3, (NMGTMT)
  56
         Ntwk Mamt MC3 Office Codes, MEMN = 4, (DOCMG)
         Ntwk Mgmt MC1 and MC2 Office Codes, MEMN = 5, (DOCMC)
  56
  56
         Ntwk Mamt DOC Signal Acknowledgment, MEMN = 6-9, (DOCACK)
  56
         Ntwk Mgmt Dynamic Overload Control Signals, MEMN = 10-17
  56
         Ntwk Mgmt HILO RADR, MEMN = 16, (HRADR)
  39
         Number 6 PBX Service Observing (SERVOB)
  24
         Office Alarm Circuit (OFFALM)
  1
         Peripheral Unit
 112
         Peripheral Unit Bus
         Peripheral Unit Controller (PUCDCT)
  61
  61
         Peripheral Unit Controller (PUCDL)
  65
         Peripheral Unit Enable Address Bus
  54
         Position Make Busy Key (PMBKEY)
 111
         Power Conversion Distributing Frame
  28
         Power Distributing Frame (PDF)
 121
         Processor - Peripheral Interface
 124
         Program Store
 116
         Program Store Bus
  23
         Recorded Announcement Frame (RECANN)
  37
         Remote Make Busy and Stop Hunt Keys (PBXKEY)
  53
         Remote Office Test Line (ROTL/ROTLIT)
  26
         Ringing and Tone Plant (RG TN)
  36
         Route Transfer Keys (RTKEY)
 66
         Scanner Answer Bus
 67
         Scanner Row
  51
         Special Applique for Remote SD Operation (SPCAPL)
 21
         Supplementary Signal Distributor (MTF SD/CMT SD)
 68
         Supplementary Signal Distributor
  8
         Supplementary Trunk Test Panel, MEMN > 0, (STTP/STT)
 119
         Tape Unit Controller
 49
         Toll Miscellaneous Panel (TMP)
  8
         Trunk and Line Test Panel, MEMN = 0, (TLTP)
 15
         Trunk Junctor Switch Controller (TJSW)
 47
         Trunk Make Busy Key (TMBKEY)
 16
         Trunk Switch Controller (TSW)
 19
         Universal Trunk Scanner (UTSC/MUTSC)
 20
         Universal Trunk Signal Distributor (UTSD/MUTSD)
```

TABLE OF UNIT TYPES AND UNIT TYPE NUMBERS NO. 1 ESS 2-WIRE

Unit Type No.

Unit Type

0	Traffic Data Sender (TDS) Mem. NO. 000, Ground Cross Detector (GCD) Mem. NO. 001
	(Built in MSN Tran. Only)
1	CC
2	PS
3	CS
4	Signal Processor (Comm A)
Ē	Master Scanner
5 6 7	CPD
7	MCC Control and Display
8	MCC Line and Trunk Panel (MEMN=0), or
•	Supplementary Trunk Test Circuit
	(MEMN > 0)
^	AMA Recorder
9 10	TTY TR Unit
11 12	Memory Card Writer Line Scanner
	Line Switch Controller
13	Line Junctor Switch Controller
14	Trunk Junctor Switch Controller
15	Trunk Switch Controller
16	
17	Junctor Scanner
18	Junctor Signal Distributor
19	Universal Trunk Scanner
20	Universal Trunk Signal Distributor
21	Misc Trunk Frame - Signal Distributor
	(Miscellaneous or Supplementary)
22	Unassigned
23	Recorded Announcement Frame
24	Office Alarm Circuit
25	Signal Processor (Comm A) Call Store
26	Ringing and Tone Frame
27	Unassigned
28	Power Distributing Frame
29	Centrex Data Link
30	Service Link Network
31	Unassigned
32	Miscellaneous Power Frame
33	Miscellaneous Frame

TABLE OF UNIT TYPES AND UNIT TYPE NUMBERS NO. 1 ESS 2-WIRE

<u>Unit_Type_No.</u>	Unit Type
34 35 36 37	Miscellaneous Building Alarm - Major Miscellaneous Building Alarm - Minor Route Transfer Keys PBX Keys
38	Emergency Manual Line Circuit
39	Multiline Service Observing (MEMN = 0 - 3) or No. 6 PBX SO (MEMN > 3)
40	Carrier Group Alarm
41	Miscellaneous Toll Alarm - Major
42	Miscellaneous Toll Alarm - Minor
43	Miscellaneous Service Alarm - Minor
44	Miscellaneous Special Alarm - Major
45	Miscellaneous Special Alarm - Minor
46	Network Management (NMGT)
	Trunk Make-Busy Keys
	Contactor List
49	Toll Miscellaneous Panel
50	Automatic Identified Outward Dialing
51	Member No. 0 - Precut/Postcut Lamp for Cutover
	Member No. 1 - Calls Waiting and CAMA Suspension Signaling Circuit
52	Data Link Circuit
53	Automatic Transmission Measuring System (ATMS)
5 4	Terminal Make-Busy Keys (MLH)
55	Queuing for Trunks and Lines
56	Dynamic Overload Control Transmitter (DOCX)
57	Data Terminal Frame (DTF)
58	Data Terminal (DTRM)
59	Unassigned
60	Processor Interface Unit (PI)
	Cutover Test Lines
63	Unassigned

1ATS

PAGING, TRANSLATIONS, RESIDENT PROGRAMS MEMORY LOCATION

SYMBOLIC = SY7DSTAT

ADDRESS = 2200 REL 0

```
BIT
 0
      TDA on FS1
 1
          on FSO
 2
          on core
 3
      PERIPHERAL PDA on FS1
 4
                      on FSO
 5
                   11
                      on core
 6
      PROCESSOR PDA on FS1
 7
                     on FSO
 8
                     on core
 9
      PERIPHERAL PROGRAMS on FS1
10
                           on FSO
11
                           on core
12
      FS1 is paged
13
      FSO is paged
14
      Not Used
15 - 23
          Reinitialization Code = 462
```

If system fails write symbolic address SY7DSTAT to the information desired, and interrupt with a soft ${\tt A}.$

EXAMPLES:

Input:

REL O

SET 2200 = 46277774 No TDA

= 46222222 Everything on FSO

= 46211111 Everything on FS1

COMMON ESS WORD FORMATS

CGN - Console Group Number

7	6	5	4	2	1 ()
	Г	FR		LINK	CSI	7

CPDN - Central Pulse Distributor Number

2	2	13	11	10 8	В	/ 5	4	3	2	0
Г		GROUP		ROW		COL	PAIR		CPD	HALF

DLN - Data Link Number

22 5 4	4 3	2 0
	FR	LINK

ENABLE Information

22	20	19	17	16	15	14	13	11	10	9 0
GRO	UP	R	0W	CO		PUB		PAIR	CPD	

JCN - Junctor Circuit Number

122	12 8	7	6	3	2 1	0
	FRAME	BAY	HMP-1		VG	СКТ

DCT - Peripheral Equipment Number (PTW)

i	22	21	20	19	18	17	16	15 10	9	8 1	0
	1	1	0	Α	0	0	0	В	C	D	0

A = DCT Frame indicator (= 1)

B = Frame Number/2

C = DCT Frame Half

D = Trunk Circuit Number

DCT - Trunk Circuit Number (TCN)

22 15	14 9	8	٦	7 0
	A	В		C

DCT - Trunk Scanner Number (TSN)

- 1	22 16	15 10	9	18	0	l
- 1					<u> </u>	ł
		A	В	l C i	i D	1

DCT - Trunk Distributor Number (TDN)

22 17	16 11	10	9 2	1	0
	A	8	C	0	0

A = Frame Number/2

B = DCT Frame Half

C = Trunk Circuit Number

D = Scan Point

JNN - Junctor Network Number 1024 Network

22 14	13 10	9 8	7 6	5 3	2 0
	LLN	JSF	GRID	SWITCH 1	LEVEL

Switch 1 = Stage 1 switch

2048 Network

22	15	14 11	10	8 7	7 6	5 3	2 (3]
		LLN	JSF	Т	GRID	SWITCH 1	LEVEL	1

Switch 1 = Stage 1 switch

JSN - Junctor Scanner Number

22 14	13 9	8	7 4	3 2	1	ГО
	FRAME	BAY	HMP-1	VF	CKT	PT

LEN (4:1) - Line Equipment Number

22 17	16 13	12 10	9	8 6	5 4	3 0
	LLN	LSF	BAY	CONCENTRATOR	SWITCH 1	LEVEL

Switch 0 = Stage 0 switch

LEN (2:1) - Line Equipment Number

22	17	16 13	12	10	9		5 2	2 .	1 (]
		LLN		LSF	BAY	CONCENTRATOR	SWITCH 0 *	T	LEVEL	1

Switch 0 = Stage 0 switch

MTDN - Miscellaneous Trunk Distributor Number

- 1	22 18	17 10	9	8 2	1 0
		FRAME	BAY	INCREMENT	FIELD

SCN - Scanner

22	16	15 10	9 4	3 0
		SCANNER	ROW	ABP

TCN - Trunk Circuit Number

22 16	15 8	7	6 3	2 1	0
	FRAME	BAY	HMP-1	VF	СКТ

^{*} Bit 4 indicates frame: 0 = Home: 1 = Mate

TDN - Trunk Distributor Number

22 18	17 10	9	8 5	4 3	2	1 0	
	FRAME	BAY	HMP-1	VF	CKT	PT	

TNN - Trunk Network Number

22	15	14	11	10	8	7 6	5 3	2	0
		TLN		TSF		GRID	SWITCH	LEVEL	

UTCN (2-Wire) - Universal Trunk Circuit Number

22		20 17	16	15 9	8	7	7 4	3 2	1	0
1	PTS		MATE	FRAME	BA	1	PLATE	FILE	CKT	Ţ

UTCN (HILO) - Universal Trunk Circuit Number

22	21	20 16	15 10	9	8 1	0
1	PTS		FRAME/2	BAY	CIRCUIT NUMBER	

PTS = Circuits per unit

ALI/TR - ALARM AND LINE INTERFACE/TRANSMIT-RECEIVE

15	14	13	12	11 5	4	3	2	0
1	0	0	1	1	MOD	TR	BRD	_

BRD **≪** 4,

TR = 0 ALI,

TR = 1 TR

ALNK - A LINK

15	14	13	12	11	10	9	6	5	4 ()
1	1	1	0				SWITCH	MOD	LEVEL	

RUS - METALLIC BUS

DOS - METALETO DOS									
	15	14	13	12	11 7	6	5 4	3	2 0
	1	0	0	0		MOD	GROUP	SW	LEVEL

DL - DATA LINK

15	14	13	12	11 1	0
	1	0	0		SIDE

ELS - ELECTRONIC LINE SEGREGATOR

15	14	13	12	11 1	0
0	1	1	1		MOD

EQUIPMENT IDENTIFICATION FIELDS

FO - FANOUT

1 5	14	13	12	11 7	6	5	4	1	0
1	0	1	0		MOD	SIDE	BRD		В

B = O NON-USC, B = 1 USC

GSA - GROUND START APPLIQUE

15	14	13	12	11 7	6	5 4	П	3 0
0	1	1	0		MOD	GRP	1	GSN

JCTR - JUNCTOR

15	14	13	12	11	10	9	8	7	4	3 0
0	0	1	0		В	PD	MOD	SW		LV

MPC - MEMORY OR MICROPROCESSOR MEM - MEMORY

	15	14	13	12	11	6	5	4	3	2 0
	1	0	1	1			0	SIDE	0	BRD

PRCC - MICROPROCESSOR

1 5	14	13	12	11 6	5	4	3	2	1	0
1	0	1	1		1	SIDE	0	0	0	PROC

EQUIPMENT IDENTIFICATION FIELDS

SWITCHING

SYSTEM (RSS)

PA - POWER ALARM

15	14	13	12	11	10	9 7	6	5 0
1	1	1	1		ALT		MOD	PAN

REN - REMOTE EQUIPMENT NUMBER LREN (4:1) - LINE REN

ALT = 1 for ALIT= 0 for rest of board

15	14	13	12	11	10	9 6	5 3	2 0
0	0	0	1	MOD	0	CONC	SW	LV

CREN (1:1) - CHANNEL REN

15	14	13	12	11	10	9	7	6 4	3 2	1 0
0	0	0	1	MOD	1			CONC	SW	LV

ROH: CONC = 111SW = 10

RLT - REMOTE I INF TEST

	1 5	14	13	12	11 2	1 ()
	1	1	0	1		BRD	1

RSRD - REMOTE SCAN AND REMOTE DISTRIBUTOR RSN - REMOTE SCANNER NUMBER

	15	14	13	12	11	9	8	7	6 5	4 0
	0	1	0	1			0	MOD	BRD	SPN

RDN - REMOTE DISTRIBUTOR NUMBER

15	14	13	12	11	9	8	7	6 5	4	0
0	1	0	1			1	MOD	BRD	DPN	

EQUIPMENT IDENTIFICATION FIELDS

SYSTEM (RSS)

TONE/TOUCH-TONE® (STAND-ALONE CIRCUIT)

15	14	13	12	11	10	9	8	7	6	5 4	3	2 0
0	1	0	0	MOD	1	0	1	1	0	CONC	SW	LV

USC - UNIVERSAL SERVICE CIRCUIT


15	14	13	12	11 5	4	3 2	1	0
0	0	1	1		MOD	GRP	SW	LV

PEL - PHYSICAL EQUIPMENT LOCATION (Unlike the preceeding data layouts that indicate the logical circuit identification, this layout identifies where the circuit is physically located on the frame.)

15	14	13 7	6 0
0	MOD	LEVEL	POSITION


LEVEL = Height, in inches from the base (7, 28, 36, 44, 52, 60, 70, or 78)
POSITION = Circuit pack displacement, in half inches, from left of frame (0 through 70)

F LEV



F	G	J	K	L	·X
Y	Z	В	CAR	ILA	SCA
SDA	SPA	csc	INS	INH	sc
SR	INJ	PES	PSC	DE	RR
ER	PRM	PRL	[L]	[PES]	[PSC]
[DE]	[RR]	[ER]	[PRM]	[PRL]	[INS]
[csc]	[INH]	ULR	RFLC00	RFLC01	RFLC02
RFLC03	RFLC04	RFLC05	RFLC06	RFLC07	

[] = STANDBY CC REGISTERS



1

MASTER CONTROL CENTER SCAN POINT DISPLAY

MCC data insert key assignment for using the MCC Binary Display to display a Scanner Row, MCC Matrix Row, CC Buffer Bus Register, or Scan Points associated with a TNN.

Step 1. Indicate type of display using data insert keys.

	1	ŒY	-	20	19	18
Α.	Master Scanner Row			0	0	0
В.	Universal Trunk Scanner Row			0	Ö.	1
C.	Junctor Scanner Row			0	1	0
D.	Line Scanner Row			0	1	1
Ε.	MCC Matrix Row			1	0	0
F.				1	0	1
G.	Scan Points Associated with T (Supervisory points right- adjusted, directed next, th fast)			1	1	0


Step 2. Identify row, register, or TNN on DATA INSERT keys 0 - 17.

		17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Α.	MSN										R	OW				P0	INT	
В.	TSN		L	.	FRAM	ΊE					HMP	-1		٧	F	СКТ	P O R	
С.	JSN								BAY								Ť	
D.	LEN		LN				LSF	:			CON	3	S	W		LEV	ÉL	
Ε.	MCC ROW												R	OW,	Ø.	1-Ø	.77	╝
F.	CC BR							LE	AST BUF									
G.	TNN				T	N			TSF		GR	ID	SW	ITC	Н	LI	EVE	

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Carlon Section 1

Step 3. Operate the Scan Point key for display. Program MCMP updates the display at a 1 second rate. If any of the data checks made by MCMP fails, the display and the Scan Point key are extinguished. For some failures, the CD01 message is also printed



DF	SCAN POINT
0	CONTROLLER IDLE WHILE IN TPA
ī	CONTROLLER BUSY (ENABLED) WHILE IN TPA

AR	BR	DR	AP	SCAN POINTS
0	0	0	1	REGISTERS CLEAR
1	1	1	1	REGISTERS LOADED INCOMPLETE PATH
ī	ı	1	0	REGISTERS LOADED COMPLETE PATH
1	0	1	1	B REGISTER UNLOADED INCOMPLETE PATH
0	1	1	1	A REGISTER UNLOADED INCOMPLETE PATH
1	ī	0	١	D REGISTER UNLOADED INCOMPLETE PATH

DIAGNOSTIC BUS SCAN POINTS

NO. 1A ESS SHORT INSTRUCTION ENCODING

INSTR	23	22	21 20		18	17	16	15	14	13	_				_	7	6	5	4	3	2	1	0
FILL	0	0	0,0	0	-	0	0					DON	'T :	CAR	Ė_		į				_		
SZ	0	0		0	0	0	1	*	С						i		i	,		į			
s	0	0		0	0	1						1			•					ij			i
CW	0	0	D1	0	1	0	ŀ				- 1				1	D	1 :			- 1) 		
С	0	0	D2	0	1	1		- 1	: I			+			•	D							
AW	0	0	D3	1	0	0		i				l !				D							
Α	0	0	13	1	0	1		R1	:			'					- 1	;					
LW	0	0	;	1		0		,										:					
L	0	0		1	1	1		1	۱						<u>: </u>			_			<u>. </u>		
LWA	0	0	1.1			1					C T	, 75 ,			:				A	MT	ROT	ATE	L
LA	0	1	0:0		Ri	! !					5,1	4E/ I	DIS	۲	:			6 8		AD	Dre	SS	
SA	0	1	0 1			<u>'</u>						l L			<u>.</u>			l			<u>:</u>		
IF:T	1	0		\vdash	Cd	<u>. </u>	L	Rc		Ţ		:			ί 11,	T2	, 1	3			ì		
IF:T	1	1	T ₁	L		ВІТ	#		CO	T	_				<u>!</u>			<u> </u>			<u>:</u>		
LW(LX)	1	1	T2	1	1	0	L.	R1		0		<u> </u>		-	_	1,		i			<u>:</u>		
T(TX)	1	1	T _, 3	1	1	1	0	0	J	T					$\overline{}$	T2		_			<u>:</u>		
EXC	1	1	:	1	1	1	0		0	*		<u>. </u>			_	1,					<u>!</u>		
PUSH	1	1	L] 1	1	1	1	0	<u> </u> *	*		<u>'</u>			T	1,	Т3	<u>:</u>			<u> </u>		
Н	1	1	0 0	1	1	0			l I	1													
Q(QC)	1	1	1 0	1	1	0		R2	i 1	1		R1		С	±			AM	T		1	Ri	
Qs(Qsc)	1	1	1 1	1	1	0	<u> </u>		<u>. </u>	1				_		L		Ŀ	_		L		
SAVR	1	1	0 0	1	1	1	0	1	1	*	J	Z	γ	х	K	G	F	L	*	*		*	*
RESR	1	1	0 1	1	1	1	0	1	1	*	_			<u> </u>	Ļ	<u> </u>	L.	<u>L</u>	L		<u>.</u>		
POP	1	1	0 0	1	1	1	1	1	0	*		Ri		*	l *	*	*	[* 	*	*	*	*	*
GBN	1	1	0 0	1	1	1	1	1	1	0	*	*	*	*	l★ I	*	*	ı *	*	*	*	*	*
GBNHJ	1	1	0;0	1	1	. 1	1	1	1	1	*	*	*	*	ı *	*	*	*	*	*	! *	*	*
STALL	1	1	0 ; 1	1		1	1	1	<u>*</u>	*	*	*	*	*	<u>*</u>	*	*	<u>'</u> *	*	*	*	*	*
TI	1	1	1 ±	1	_ 1	1	1	1	J	T		<u>:</u>		RE	ĹAT	IVE	AD	DRE	SS		<u>: </u>		
D1			0 0	Γ								-		DA	TA/	ADD	RES	s					
D2			0 1	1		:			,	±		Ri			_	IN	CR	! !			۱ ــــــ		
D3	L		1 0			!			1			_	SIZ	E/D	ISP			_	*	*	L	Ri	
T1		_	0 , ±							-				RE	LAT	IVE	AD	DRE	SS		<u>' </u>		
T2			1,0	⅃					I I			<u> </u>			ECT	OR	ADD	RES	s				
Т3			1 1	1		I			! !		L	Rt		N	IJ	±		RE	LAT	IVE	AD	DRE	SS
INSTR	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

COMBINATIONS OF CONTROL FLIP-FLOPS

	AZ	AU	LZ	LU	GТ	GE	LT	LE	CONTROL FLIP-FLOPS S = SIGN FLIP-FLOP H = HOMOGENEITY FLIP-FLOP
S	0	0	0	0	0	0	1	0	
		^			_				CONDITION CODES
н	•	0	•	0	0	0	0	1	AZ = ARITHMETIC ZERO
									AU = ARITHMETIC UNZERO
9	1	1		1		0		1	
-	•	•		•		·		•	LZ = LOGICAL ZERO
н	1	0		0		1		0	LU = LOGICAL UNZERO
									GT = GREATER THAN ZERO
S				1		1		1	
-				•		•		•	GE = GREATER THAN OR EQUAL TO ZERO
н				1		1		1	LT = LESS THAN ZERO
									LE = LESS THAN OR EQUAL TO ZERO

NO. 1A ESS LONG INSTRUCTION ENCODING

47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 INSTR

																						-0 -0 -	
IF(T): ALPHA	i	1	1	0	0	LT	1			A			Çd			Ŗ1		A	LPR/	A	Γ	Ţ-	DA1
ALPHA	0	1	1	0	1	0	DΑ	W	C	S	-		R2		L_	<u>!</u>		L	<u> </u>		1	1	DA2
L(LW)CF/F	0	1	1	0	• 1	0	L	S	L	-	_	1	1	1	0	0	0	0	0	0	1	1	
H/Q:ALPHA	0	1	1	0	1	1	0	0	С	P	ĮQ		R1		L.	Ř2		A	PH/	A_]		DA3
IF:T(IA)	0	1	1	0	1	1	0	1	0	0	TΑ		Çd			Ř1				Г	1		DA1
IF:T(I)	0	1	1	0	1	1	0	1	0	1	٧		Çd			RЬ			l		R		DA2
T(I)	0	1	1	0	1	1	0	1	1	0	0	*	¦*	*	*	*	*	1	J	Т	l		
IF:T(I) CF/F	0	1	1	0	1	1	0	1	1	0	1		Çd			Rb							DA1
F/Z:T(I)	0	1	1	0	1	1	0	1	1	1	z		R2			R1				İ			
LA	0	1	1	0	1	1	1	0	0	Α			1							Г	1		
SA	0	1	1	0	1	1	1	0	1	S	ı		R1		ĺ	:	AMT						DA2
LWA	0	1	1	0	1	1	1	1	0	W			i.							P			
L(LW)	0	1	1	0	1	1	1	1	1	0	0	0	W	*		R1		С	Α	1	\lceil	Ri	DA4
S	0	1	1	0	1	1	1	1	1	0	0	1	0	I		``		١].			DAT
PUSH	0	1	1	. 0	1	1	1	1	1	0	0	1	: 1	*	*	<u>'</u> *	*	*	<u>'</u> *	*	R	}	
SD	0	1	1	. 0	1	1	1	1	1	0	1	0	ŀ٥	E	±		T	NCR	_			1	DA1
SSD	0	1	1	0	1	1	1	1	1	0	1	0	1	Ŀ	_	L	-	HOK	L				ואמן
EXC	0	1	1	0	1	1	1	1	1	1	0	*	¦ *	*	*	*	*	*	A:	SW	R		
SEARCH	0	1	1	0	1	1	1	1	1	1	1		Cd			R1		*	*	*	*		DA2
IR(M/W)	0	1	1	1	0	0	1	*	Г	A	П				PC								
I(M/W)R	0	1	1	1	0	1	0	*	W	s	-		R1			PL.	D .	ָ _ט ו	ο 0	l s	,		P1-P8
OR(M/W)	0	1	1	1	0	1	1	0	"	W	- 1		i, , ,		*	-	١	ا ا	الم	ľ	-		1-10
O(M/W)R	0	i	1	1	0	1	1	1				. !			*								
LK(U/X)I	0	1	1	1	0	0	0	0	0	1	1	0	0	*	PC	*	*	Ζp	- A5	SW	XU	- N KG	DA2
ML	0	1	1	1	1	0	0	0	0	0	0	BG	*	ΙP	*	IS	ΙK	W	R	м	С		
MS	0	1	1	1	1	'	0	0	0	0	1		12	I1	ΙE			Ľ	<u> </u>	Ľ	Ľ		DA1
GCP	0	1	1	1	1	0	0	0	0	1	1	*	*	*	*	*	*	*	*	*	*		
DA1	±			1	11,294			DA	TA/	REL	ĎΑ	TA/	ADD	RES	S/R	EL	ADD	RES:	S				
DA2				SD			i L			$\overline{}$			_		_				•	R/V	ECT	ADDR	1
DA3	*	*	*	±	Г		AMT			±								DR/I		_	_	1	1
DA4											M	ASK]

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

ENCODING	Rí	R1/R2	Rb	Rc	Rt	Cd	ALPHA
000	null	Ļ.	В	CF/F	T	LZ	L(W)
001	F	F	F	F	F	LU	A(W)
010	G	G	G	G	G	AZ	C(W/)
011	К	К	К	K	К	AU	P(W)
100	х	х	х	х	х	GE	U(W)
101	Y	Y	Y	Y	Y	ĻE	X(W)
110	z	z	z	Z	z	GT	S(S)1
111	J	J	j	J	J	LT	S(S)2

_		
C	ODE	MOD
	00	NULL
	01	Α
L	10	S
L	11	W

INSTR

Reference: HB 263, Section 1.4A

¹ With product masking ² With insertion masking

NO. 1A ESS SHORT AND LONG ORDER DECUDING

MASKING	(13	TS (SHOR 12 10 22 20	9	LU	NG	OKE	ER 5) 15
SIZE 1 THROUGH 8 DISP 23 OR LESS	0	SIZE-1		D	ISF)	
SIZE 9 THROUGH 16 DISP 15 OR LESS	1	SIZE-9	0		D)	SP	
SIZE 17 THROUGH 24 DISP 7 OR LESS	1	SIZE-17	1	0	[OISF	•
MASK LR = 0	0	0 0 0	1	1	0	0	0
MASK = LR	Ð	0 0 0	1	1	0	0	1
NO MASKING	0	0 0 0	1	1	0	1	0

SIZE AND DISPL VALUE


ADD-ONE, SAVE, WRITE

A +1 to Ri after instruction execution

S Ri set equal to data/addr field after instr execution

W Ri set equal to data/addr field + Ri after instr exec

ENCODING	0	1
CO	LZ	LU
Ε		insertion mask
N	stack pop after xfer	no stack pop after xfer
0p		opcode
PC		parity check
PL		product masking
S	store	store secure
U		unit type
W	memory order	word order
XU	LKXI	LKUI
Z	F:Z	Z:T
Zp		zero upper bits of PR



TYPES OF SCANNERS USING TYPE 1 THROUGH 5 FERRODS

TYPE OF SCANNER	FERROD SENSOR ASSEMBLY	MATRIX SIZE	LOCATION	FUNCTION
Line (4 to 1)	1B	16 by 32 (512)	Line Switching Frame (4 to 1), home and mate	Detection of call origination by customer (off-hook)
Line (2 to 1)		16 by 32 (512)	*Line Switching Frame (2 to 1)	
Junctor	1C	16 by 32 (512)	*Junctor Frame	Supervision of intraoffice calls
Universal Trunk	1C and 1D	16 by 32 (512)	*Universal Trunk Frame	Supervision of interoffice calls
Master	1D	16 by 32 (512)	Master Scanner	Monitoring of points within the electronic central office for various purposes such as routine
11200000	1E	16 by 64 (1024)	Frame	tests, trouble diagnosis, admin- istration, and other requirements.

^{*} For each pair of mate and home frames, the control for both 512-point matrixes are located on the home frame.

OPERATING CHARACTERISTICS OF TYPE 1 THROUGH 5 FERRODS

TYPE OF FERROD	TYPE OF FERROD ASSY	USED IN	MAX REST EXT TO FERROD	MIN EXT LEAK- AGE REST	REST PER CONTROL WINDING ± 10%	NON- OPERATE CURRENT (1 READOUT)	OPERATE CURRENT (0 READOUT)
				II.EG1	_ 10%	(ma)	(ma)
Type 1		Line Scanners (Loop-Start)	2800	10,000	660	5.5	10.0
Type 2	1B*	Line Scanners (Loop-Start, Ground Start, or No-Test Vertical	1800**	10,000	660	5.5	10.0
Type 3	1C	Junctor and Universal Trunk Scanners	1900	10,000	19	9.0	18.0
Type 4	1D	Universal Trunk and Master Scanners	10,700	30,000	35	1.8	3.9
Type 5	1E	Master Scanners	10,700	30,000	35	1.8	3.9

^{*} Each 1B ferrod sensor assembly holds one type 1 and one type 2 ferrod. Both ferrods are arranged for loop-start use. The type 2 ferrod can be converted to ground-start use by changing wire straps on the equipment side of the assembly.

^{**} The ground-start ferrod operates with a ground potential of ± 10 volts.

[†] All resistances are in ohms.

OPERATING CHARACTERISTICS OF MINIATURE TYPE FERRODS

TYPE OF FERROD	USED IN	MAX REST EXT TO FERROD	MIN EXT LEAKAGE REST	REST PER CONTROL WINDING ± 10%	NON- OPERATE CURRENT (1 READOUT)	OPERATE CURRENT (0 READOUT)
				± 10%	(ma)	(ma)
2A	Line Scanner (Loop-Start)	2800	10000	685	5.5	10
	Ground-Start or Test Vertical)	1800*	10000	685	5.5	10
2B	Miniature Universal Trunk Scanner (Line Side of Trunk)		10000	19	9.0	
28	Combined Miscellaneous Trunk Master Scanner (Line Side of Trunk)	1900				18.0
	Combined Miscellaneous Trunk Master Scanner (Trunk Side & Directed Scan Points)	6200		40	3.0	6.0

^{*} The ground-start ferrod operates with a ground potential of ± 10 volts.

[†] All Resistances are in ohms.

TOUCH-TONE® FREQUENCIES


HIGH BAND

LOW BAND

INTEROFFICE FREQUENCY SIGNALS (MF)


Hz	700	900	1100	1300	1500
900	1				
1100	2	3			
1300	4	5	6		·
1500	7	8	9	0	
1700					START


PERIPHERAL BUS CABLE RECEIVER, FC12



t_{ra}

PERIPHERAL BUS CABLE DRIVER, FC13






14-34

82 PIN CONNECTOR

ķ


١

947 CONNECTOR LAYOUT



EQUIPMENT LOCATION


* EQUIPMENT POSITIONS 00 - 44 - 2'2" BAY EQUIPMENT POSITIONS 00 - 70 - 3'3" BAY



BASICS OF BASIC ELECTRICITY

		SYME	OLS	DC FOR	MULAS	AC FOR	MULAS		
TERM	UNIT	DC	AC	, SERIES	PARALLEL	SERIES	PARALLEL		
CHARGE	COULOMB	Q	ø	*1 COULOMB=6.28	x 10 ¹⁸ ELECTRONS				
	·	Įτ	Ιτ	$I_1 = I_1 = I_2 = I_3$	I, = I,+ I2+ I3	1, - 1, - 1, - 1,	$I_{\uparrow} = \sqrt{I_{n}^{2} + I_{n}^{2}}$ $I_{\uparrow} = \sqrt{I_{n}^{2} + I_{n}^{2}}$		
		I, I2	Ia IL				I'b - I' - I'		
CURRENT	AMPERE	I ₃	Ic		İ		Icp - Ic - IL		
		etc		I =	E	$I_T = \frac{E_T}{Z} \cdot I_R = \frac{E_R}{R}$	$I_{c} = \frac{E_{c}}{u} : I_{c} = \frac{E_{c}}{u}$		
		Eτ	I _{CP}						
		E,		t _T = £1+£2+£3	E _T = E ₁ = E ₂ = E ₃	$E_T = \sqrt{E_0^2 + E_0^2}$ $E_T = \sqrt{E_0^2 + E_0^2}$	د ۲۰۰۰ دو − دو		
VOLTAGE	VOLT		EL		1	ELS = EL - Ec			
(EMF)	102.	E ₃	Ec			ε _{CS} = Ε _C - Ε _L * Ε _T = Ι _T Ζ;			
		etc	E _{LS}	* E =	IR		ER = IRR : Ec = IcXc		
		G۲	-63		$G_7 = \frac{1}{R_7}$	7			
CONDUCTANCE	мно	G,			G ₇ = G ₁ +G ₂ +G ₃				
	ļ	G ₂ etc	į	* G==	G = =		•		
	<u> </u>	RT	R	R _T = R ₁ + R ₂ + R ₃					
RESISTANCE	ОНМ	R ₁		, ., ., ., ., ., ., ., ., ., ., ., ., .,	R ₇ = 17	R.	E _R		
RESISTANCE	Ornw	R ₂			Α _T = Ε _T R _T = R ₁ R ₂ R ₁ = R ₁ +R ₂	, ,	IR		
	ļ. <u>-</u>	R ₃	AP	* R = T	R = 1	* AP = APPAR	THE DOWER		
		P,	TP	P = IRX	I	AP = APPAR AP = E _T I _T	ENI PUWER		
POWER	WATT	P2	PF	P = E x E,		TP = TRUE I	OWER		
		P ₃		$P_T = P_1 + P_2$	2 + P3	TP = ERIR	TP		
			⊢	P _T = E _T I _T		PF = POWER	FACTOR = TP		
FREQUENCY	CPS		f			$f = \frac{1}{T}$: $f = \frac{2}{2}$	TL: f = 1 277CXc		
PERIOD	SECOND		т				1 f		
PHASE						$\sin\theta = \frac{E_L}{E_T} \cos \frac{X_L}{Z}$	$\sin\theta = \frac{L_L}{L} \cos \frac{Z}{V}$		
DIFFERENCE	DEGREES		θ			1 '			
						$SIM\theta = \frac{E_C}{E_T}OR \frac{X_C}{Z}$	SIN 0 = IT ON XC		
		i	LT	₩ =0	#- 0	*			
INDUCTANCE	UENDY		L ₁	L _T =L ₁ +L ₂	LT= L1L2	L = 2	<u>Λ.</u> π (
INDUCTANCE	HENRY	-2	2	M AIDING					
				# OPPOSING LT = L1+L2-2M					
	 	┼	-			 			
MUTUAL	HENRY	м	м	M = K					
INDUCTANCE		<u> </u>	ļ	K = COEFFICIE	ENT OF COUPLING		,		
ALDUSTINE	ļ		ΧL			x _{Ls} = x _L - x _C			
INDUCTIVE REACTANCE	онм	1	XLS			* X _L =2πfL	$\chi_{i} = \frac{E_{i}}{L}$		
		<u> </u>			,	↓	^ب ار		
		C _T	CT	=======================================	C7 = C4+C2+C3	•			
CAPACITANCE	FARAD	C ₂	C ₁	$C_T = \frac{C_1 C_2}{C_1 + C_2}$		C = 2	$\overline{\pi} f x_c$		
				C1 - C1+C2					
CARACITIVE			Χc			$x_{cs} = x_c - x_c$			
CAPACITIVE REACTANCE	онм		X _c			*, 1	$X_C = \frac{E_C}{I_C}$		
		_	_			$X_C = \frac{1}{2\pi fC}$			
						$Z = \sqrt{R^2 + \chi_L^2}$] _		
IMPEDANCE	ОНМ		z	1		$Z = \sqrt{R^2 + X_c^2}$	$Z = \frac{E_T}{I_T}$		
LDANICE	CL OHM		THE OTHER		-			$Z = \sqrt{R^2 + X_{LS}^2}$	- I _T
	l					$Z = \sqrt{R^2 + X_{CS}^2}$			
	<u></u>	٠		<u> </u>					

^{*} FORMULA GOOD FOR BOTH SERIES AND PARALLE



CARE AND HANDLING OF ALL SEMICONDUCTOR

DEVICES AND PIG TAIL APPARATUS.

MOTE 5 THE TOLERANCES IN THIS COLUMN SHOULD BE NOTED BEFORE REPLACEMENT OF RESISTORS IN HOM CRITICAL PATHS

-




TABLE-A-CAPACITORS MICA OR PAPER DIAELECTRIC

COLOR	SIGNIFICANCE OF FIRST TWO DIGITS	MULTIPLIER (SEE NOTE 1)	TOLERANCI
BLACK	0	1	20%
BROWN		10	
RED	2	100	- 2%
ORANGE	3	1000	1
YELLOW	4		
GREEN	5		
BLUE	6		1
VIOLET	7		
GRAY	8		
WHITE	9		1
GOLD		0.1	-5%
SILVER		0.01	:10%

MOTE 1: THE MULTIPLIER IS THE FACTOR BY WHICH THE FIRST TWO DIGITS SHALL BE MULTIPLIED TO OBTAIN THE HOMINAL CAPACITANCE IN MICROMICROFARADS. (MMF).

SYMBOL	NAME	37 TE
M	MEGA	10 ⁶
K	KILO	103
m	MILLI	10-3
μ	MICRO	10-4
шш	MICRO-MICRO	10-1

TABLE-B-CAPACITORS CERAMIC-DIABLECTRIC

			TOLERANCE NOM. CAPACITANCE		
	SIGNIFICANCE	MULTIPLIER			
COLOR	OF FIRST TWO DIGITS	(SEE NOTE 2)	10MMF OR LESS	OVER 18 MMF	
			PERCENT		
BLACK	0	1	12.0	: 20	
BROWN	1	10	10.1	11	
RED	2	100		12	
ORANGE	3	1,000		13	
YELLOW	4	10,000			
GREEN	5	100,000	10.5	15	
BLUE	6				
VIOLET	7				
GRAY		0.01	: 0, 25		
WHITE	,	0.1	:1.0	± 10	

NOTE 2: THE MULTIPLIER IS THE FACTOR BY WHICH THE FIRST TWO DIGITS SHALL BE MULTIPLIED TO OBTAIN THE NOMINAL CAPACITANCE IM MICROMICROFARADS (MMF).